Dual stress capping layer enhancement study for hybrid orientation finFET CMOS technology
暂无分享,去创建一个
[1] Jeffrey Bokor,et al. Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.
[2] J. Kavalieros,et al. High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.
[3] Y. Kanda,et al. A graphical representation of the piezoresistance coefficients in silicon , 1982, IEEE Transactions on Electron Devices.
[4] M. Bohr,et al. A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.
[5] V. Trivedi,et al. Pragmatic design of nanoscale multi-gate CMOS , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[6] Charles S. Smith. Piezoresistance Effect in Germanium and Silicon , 1954 .
[7] Chenming Hu,et al. Sub-60-nm quasi-planar FinFETs fabricated using a simplified process , 2001, IEEE Electron Device Letters.
[8] Hisashi Hara,et al. Mobility Anisotropy of Electrons in Inversion Layers on Oxidized Silicon Surfaces , 1971 .