High-level synthesis implementation of HEVC 2-D DCT/DST on FPGA
暂无分享,去创建一个
[1] M. Grellert,et al. Low cost and high throughput multiplierless design of a 16 point 1-D DCT of the new HEVC video coding standard , 2012, 2012 VIII Southern Conference on Programmable Logic.
[2] Chuohao Yeo,et al. Efficient Integer DCT Architectures for HEVC , 2014, IEEE Transactions on Circuits and Systems for Video Technology.
[3] Madhukar Budagavi,et al. Core Transform Design in the High Efficiency Video Coding (HEVC) Standard , 2013, IEEE Journal of Selected Topics in Signal Processing.
[4] Boonchuay Supmonchai,et al. Flexible input transform architecture for HEVC encoder on FPGA , 2015, 2015 12th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON).
[5] F. Bossen,et al. Common test conditions and software reference configurations , 2010 .
[6] Anand D. Darji,et al. High-performance multiplierless DCT architecture for HEVC , 2015, 2015 19th International Symposium on VLSI Design and Test.
[7] Gary J. Sullivan,et al. Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[8] Daniel Gajski,et al. An Introduction to High-Level Synthesis , 2009, IEEE Design & Test of Computers.
[9] Jeong-Hoon Park,et al. Block Partitioning Structure in the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[10] Grzegorz Pastuszak,et al. Algorithm and Architecture Design of the H.265/HEVC Intra Encoder , 2016, IEEE Transactions on Circuits and Systems for Video Technology.
[11] Takao Onoye,et al. High-performance multiplierless transform architecture for HEVC , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[12] Grzegorz Pastuszak. Hardware architectures for the H.265/HEVC discrete cosine transform , 2015, IET Image Process..