Using Timetags for Program Dependency Enforcement
暂无分享,去创建一个
[1] P. Bannon,et al. Internal architecture of Alpha 21164 microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[2] Antonio González,et al. Limits of Instruction Level Parallelism with Data Speculation , 1997 .
[3] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .
[4] Mikko H. Lipasti,et al. The Performance Potential of Value and Dependence Prediction , 1997, Euro-Par.
[5] Kevin Skadron,et al. A Scheme for Selective Squash and Re-issue for Single-Sided Branch Hammocks , 2001 .
[6] E. Smith,et al. Selective Dual Path Execution , 1996 .
[7] Augustus K. Uht,et al. Disjoint eager execution: an optimal form of speculative execution , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[8] Gurindar S. Sohi,et al. Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors , 1992, MICRO.
[9] Chen-Yong Cher,et al. Skipper: a microarchitecture for exploiting control-flow independence , 2001, MICRO.
[10] Monica S. Lam,et al. Limits of control flow on parallelism , 1992, ISCA '92.
[11] John G. Cleary,et al. The architecture of an optimistic CPU: the WarpEngine , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.
[12] Dirk Grunwald,et al. Selective eager execution on the PolyPath architecture , 1998, ISCA.
[13] Gurindar S. Sohi,et al. Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors , 1992, MICRO 1992.
[14] James E. Smith,et al. The microarchitecture of superscalar processors , 1995, Proc. IEEE.
[15] Kevin Skadron,et al. HydraScalar: A Multipath-Capable Simulator , 2001 .
[16] James E. Smith,et al. Complexity-Effective Superscalar Processors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[17] Mikko H. Lipasti,et al. Superspeculative Microarchitecture for Beyond AD 2000 , 1997, Computer.
[18] Richard E. Kessler,et al. The Alpha 21264 microprocessor architecture , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[19] Thomas F. Wenisch,et al. IPC in the 10s via Resource Flow Computing with Levo , 2001 .
[20] David R. Kaeli,et al. Realizing High IPC Using Time-Tagged Resource-Flow Computing , 2002, Euro-Par.
[21] Mikko H. Lipasti,et al. Exceeding the dataflow limit via value prediction , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[22] J. E. Thornton,et al. Parallel operation in the control data 6600 , 1964, AFIPS '64 (Fall, part II).
[23] Brad Calder,et al. Threaded multiple path execution , 1998, Proceedings. 25th Annual International Symposium on Computer Architecture (Cat. No.98CB36235).