A 1.8-V operation 5-GHz-band CMOS frequency doubler using current-reuse circuit design technique

This paper describes the circuit design and measurement results of a new CMOS frequency doubler proposed for 5-GHz-band wireless applications. The doubler, which can operate at 1.8 V, was fabricated in a standard 0.18-/spl mu/m bulk CMOS technology which has no extra processing steps to enhance RF performance. A current-reuse circuit-design technique is successfully incorporated into the doubler so as to realize both on-chip input/output matching and adequate conversion gain with low input power drive despite the utilization of the standard bulk CMOS technology. The doubler with a single input/output interface features a bypass resistor placed between common ground and a source node of the second stage FET in the current-reuse topology, thereby improving both input power level and conversion gain while saving waste current. Measurement results under the condition of 5.2 GHz and 1.8 V reveal the following good performance: a 2.7-dB maximum conversion gain, a 0.3-dBm high output power, and a 9-mA low current dissipation are achieved with a 2.6-GHz, -3-dBm input power. With a 7-mA low current dissipation and a -7-dBm low input power, the doubler can deliver conversion gain as high as 0 dB. These measurement results are good agreement with the simulated ones.

[1]  C. Yue,et al.  On-chip Spiral Inductors With Patterned Ground Shields For Si-based RF IC's , 1997, Symposium 1997 on VLSI Circuits.

[2]  Y. Shizuki,et al.  A 12/24 GHz frequency doubler MMIC using resistive series feedback circuit , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[3]  H.C. Luong,et al.  A 1.5-V 4-GHz dynamic-loading regenerative frequency doubler in a 0.35-/spl mu/m CMOS process , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[4]  M. Wurzer,et al.  A 45 GHz SiGe active frequency multiplier , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  F. Ellinger,et al.  Ultracompact SOI CMOS frequency doubler for low power applications at 26.5-28.5 GHz , 2004, IEEE Microwave and Wireless Components Letters.

[6]  Hikaru Hida,et al.  A 0.04 cc Power Amplifier Module with Fully Integrated Passives in a Hybrid LTCC Substrate for 5-GHz Wireless LANs , 2002, 2002 32nd European Microwave Conference.

[7]  H. Kondoh,et al.  A fully MMIC transceiver module for 5 GHz wireless communications , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[8]  K. Yamamoto,et al.  CMOS low-noise/driver MMIC amplifiers for 2.4-GHz and 5.2-GHz wireless applications , 2001, 2001 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems. Digest of Papers (IEEE Cat. No.01EX496).

[9]  Osamu Ishikawa,et al.  LOW POWER DISSIPATION SINGLE-SUPPLY MMIC POWER AMPLIFIER FOR 5.8 GHZ ELECTRONIC TOLL COLLECTION SYSTEM , 1999 .

[10]  T. Masuda,et al.  Single-chip 5.8 GHz ETC transceiver IC with PLL and demodulation circuits using SiGe HBT/CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  S. C. Cripps,et al.  RF Power Amplifiers for Wireless Communications , 1999 .

[12]  I. Vassiliou,et al.  A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[13]  H. Samavati,et al.  5-GHz CMOS wireless LANs , 2002 .

[14]  P. Chao,et al.  A 1-17-GHz InGaP-GaAs HBT MMIC analog multiplier and mixer with broad-band input-matching networks , 2002 .

[15]  A. Molnar,et al.  RF local oscillator path for GSM direct conversion transceiver with true 50% duty cycle divide by three and active third harmonic cancellation , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[16]  T. Kitazawa,et al.  A 1-chip RF transceiver MMIC for ETC with surface via-hole isolation technique , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[17]  Yu Cao,et al.  Frequency-independent equivalent-circuit model for on-chip spiral inductors , 2003 .

[18]  Ryuichi Fujimoto,et al.  A 1.9-GHz Direct Conversion Transmitter IC with Low Power On-Chip Frequency Doubler , 1999 .

[19]  M. Ono,et al.  A 1.8-V operation RFCMOS transceiver for Bluetooth , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[20]  Takahiro Miki,et al.  A Single-Chip 2.4-GHz RF Transceiver LSI with a Wide-Input-Range Frequency Discriminator , 2002 .

[21]  E. Gebara,et al.  A GaAs HBT 5.8 GHz OFDM transmitter MMIC chip set , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[22]  A. Furukawa,et al.  A 2.4-GHz-band 1.8-V operation single-chip Si-CMOS T/R-MMIC front-end with a low insertion loss switch , 2001, IEEE J. Solid State Circuits.

[23]  M. Zargari,et al.  A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[24]  Y. Xuan,et al.  A new circuit structure for microwave frequency doublers , 1993, 1993 IEEE MTT-S International Microwave Symposium Digest.