Model-reduction of nonlinear circuits using Krylov-space techniques

A new algorithm based on Krylov subspace methods is proposed for model-reduction of large nonlinear circuits. Reduction is obtained by projecting the original system described by nonlinear differential equations into a subspace of a lower dimension. The reduced model can be simulated using conventional numerical integration techniques. Significant reduction in computational expense is achieved as the size of the reduced equations is much less than that of the original system.

[1]  Jacob K. White,et al.  Relaxation Techniques for the Simulation of VLSI Circuits , 1986 .

[2]  Ronald A. Rohrer,et al.  Adaptively controlled explicit simulation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Norman P. Jouppi,et al.  Timing Analysis and Performance Improvement of MOS VLSI Designs , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Donald O. Pederson,et al.  Computer design aids for VLSI circuits , 1981 .

[5]  Michel S. Nakhla,et al.  Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  John K. Ousterhout.  Crystal: a Timing Analyzer for nMOS VLSI Circuits , 1983 .

[7]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[8]  Kishore Singhal,et al.  Computer Methods for Circuit Analysis and Design , 1983 .

[9]  Ernest S. Kuh,et al.  Multipoint multiport algorithm for passive reduced-order model of interconnect networks , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Malgorzata Marek-Sadowska,et al.  SWEC: a stepwise equivalent conductance timing simulator for CMOS VLSI circuits , 1991, Proceedings of the European Conference on Design Automation..

[12]  Albert E. Ruehli,et al.  The modified nodal approach to network analysis , 1975 .

[13]  Andrew T. Yang,et al.  Preservation of passivity during RLC network reduction via split congruence transformations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Michel S. Nakhla,et al.  A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[15]  James Demmel,et al.  Applied Numerical Linear Algebra , 1997 .

[16]  I. Elfadel,et al.  A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks , 1997, ICCAD 1997.