VLSI Architecture of Euclideanized BM Algorithm for Reed-Solomon Code
暂无分享,去创建一个
[1] Stephen B. Wicker,et al. Reed-Solomon Codes and Their Applications , 1999 .
[2] C. B. Shung,et al. A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications , 1998 .
[3] Trieu-Kien Truong,et al. VLSI architecture of modified Euclidean algorithm for Reed-Solomon code , 2003, Inf. Sci..
[4] E. Petajan,et al. The US HDTV standard , 1995 .
[5] Naresh R. Shanbhag,et al. High-speed architectures for Reed-Solomon decoders , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[6] G. David Forney,et al. On decoding BCH codes , 1965, IEEE Trans. Inf. Theory.
[7] Masao Kasahara,et al. A Method for Solving Key Equation for Decoding Goppa Codes , 1975, Inf. Control..
[8] J.L. Massey,et al. Theory and practice of error control codes , 1986, Proceedings of the IEEE.
[9] T. C. Cheng,et al. A new decoding algorithm for correcting both erasures and errors of Reed-Solomon codes , 2003, IEEE Trans. Commun..