Hierarchically Heterogeneous Network-on-Chip
暂无分享,去创建一个
[1] Stephen B. Furber,et al. Chain: A Delay-Insensitive Chip Area Interconnect , 2002, IEEE Micro.
[2] Jari Nurmi,et al. Integration of a NOC-based multimedia processing platform , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[3] Jari Nurmi,et al. Issues in the development of a practical NoC: the Proteo concept , 2004, Integr..
[4] Jens Sparsø,et al. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.
[5] Jari Nurmi,et al. General-Purpose Embedded Processor Cores – The COFFEE RISC Example , 2007 .
[6] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[7] Jari Nurmi,et al. A Brunch from the Coffee Table-Case Study in NoC Platform Design , 2005 .
[8] Jari Nurmi,et al. Coprocessor Approach to Accelerating Multimedia Applications , 2007 .
[9] T. Ahonen,et al. Programmable Switch for Shared Bus Replacement , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.