Real time prototyping of broadband wireless LAN systems

Prototyping of wireless systems gives key insight of the system operation and its performance in a real wireless end-to-end link. The platform provides access to real propagation channels and gives better understanding of the impact of front-end impairments such as phase noise and amplifier non-linearity. In this way it can help the designers to ensure that their system design meets the performance requirements of the wireless LAN standardization committees. We have conceived a generic platform for real time prototyping of broadband WLAN systems. The platform is based on modular multi-FPGA and multi-board concepts with support for high-speed serial connection links between the boards. The hardware and software flexibility of the platform facilitates the extensions towards next generation WLAN standards. This paper describes the implementation of a 54 Mbps single antenna Hiperlan2 wireless LAN user terminal and the implementation of a 2-antenna base station with a downlink capacity of 2 times 54 Mbps. Two realizations of the front-end and their digital compensation techniques are characterized on the platform: a 5 GHz super-heterodyne transceiver and a 5 GHz direct conversion receiver. Finally, a real time WLAN system with medium access control (MAC) is demonstrated on the platform.

[1]  V. Derudder,et al.  A 80 Mb/s low-power scalable turbo codec core , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[2]  Patrick Murphy,et al.  A Hardware Testbed for the Implementation and Evaluation of MIMO Algorithms , 2003, MWCN.

[3]  Stefaan De Rore,et al.  PICARD: Platform Concepts for Prototyping and Demonstration of High Speed Communication Systems , 2002, IEEE International Workshop on Rapid System Prototyping.

[4]  Hugo De Man,et al.  Joint compensation of IQ imbalance and frequency offset in OFDM systems , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[5]  H. De Man,et al.  OFDM-WLAN receiver performance improvement using digital compensation techniques , 2002, Proceedings RAWCON 2002. 2002 IEEE Radio and Wireless Conference (Cat. No.02EX573).

[6]  S. Brebels,et al.  Single-package direct-conversion receiver for 802.11a wireless LAN enhanced with fast converging digital compensation techniques , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[7]  Rafael Peset Llopis,et al.  RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs , 2002, Proceedings 13th IEEE International Workshop on Rapid System Prototyping.