Sampling Rate Enhancement for SAR-ADCs Using Adaptive Reset Approach for FOG Systems

In this investigation, an adaptive reset strategy of a 10-bit SAR-ADC particularly designed for the applications in FOG (fiber optic gyroscope) systems is demonstrated with TSMC 40 nm CMOS technology. The proposed adaptive reset approach takes advantage of high correlation of the phase shift generated by continuous FOG signals such that MSB bits of two consecutive samples likely remain the same, which implies there is no need to re-converted. By replacing conventional all-reset method with the adaptive-reset strategy, the throughput of the SAR ADC is theoretically increased up to around 100%. The sampling rate is increased by 2 times compared with the conventional counterpart.

[1]  Tai-Cheng Lee,et al.  A 12-bit 600-MS/s time-interleaved SAR ADC with background timing skew calibration , 2016, 2016 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[2]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[4]  Jorge R. Fernandes,et al.  A 12-bit SAR ADC with background self-calibration based on a MOSCAP-DAC with dynamic body-biasing , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Mohammad Yavari,et al.  Energy-efficient high-accuracy switching method for SAR ADCs , 2014 .

[6]  Yuan Zhou,et al.  A 12 bit 160 MS/s Two-Step SAR ADC With Background Bit-Weight Calibration Using a Time-Domain Proximity Detector , 2015, IEEE Journal of Solid-State Circuits.

[7]  Q. D. SUN,et al.  FPGA-BASED HARDWARE DESIGN OF CLOSED LOOP CONTROL FOR FIBER OPTIC GYROSCOPE , 2013 .

[8]  B. Yazdani,et al.  Low-power DAC with charge redistribution sampling method for SAR ADCs , 2016 .