Modeling and Verification of 3-Dimensional Resistive Storage Class Memory with High Speed Circuits for Core Operation

In this paper, we, for the first time, propose the modeling and verification of 3-dimensional storage class memory (SCM) using new memory with high speed circuits for core operation. For the memory analysis with the simulation, the RC model of interconnections and core operation circuit models are combined in the same simulation environment. Therefore, we modeled the memory elements using passive resistances and voltage controlled switches in circuit simulation system for compatibility. To verify the proposed model, we compared the characteristics of the memory cell with the behavior model which verified to the experimental data. The overall characteristics of memory cell model are similar with the conventional behavior model. In addition, we simulated the core operation of 3-dimensional resistive SCM with the proposed models and verify the applicability in time-domain.

[1]  Subin Kim,et al.  Modeling and Signal Integrity Analysis of 3D XPoint Memory Cells and Interconnections with Memory Size Variations During Read Operation , 2018, 2018 IEEE Symposium on Electromagnetic Compatibility, Signal Integrity and Power Integrity (EMC, SI & PI).

[2]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[3]  Bing Chen,et al.  A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation , 2014, IEEE Electron Device Letters.

[4]  Chaitali Chakrabarti,et al.  Hierarchical modeling of Phase Change memory for reliable design , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[5]  G.H. Koh,et al.  Future memory technology including emerging new memories , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).