Energy efficient system design and utilization

Energy consumption of electronic devices has become a serious concern in recent years. Energy efficiency is necessary to lengthen the battery lifetime in portable systems, as well as to reduce the operational costs (e.g. cost of electricity) and the environmental impact (e.g. cooling fan noise) of stationary systems. Optimization in design and utilization of both hardware and software is needed in order to achieve more energy efficient systems. In this thesis I first discuss power management algorithms that enable optimal utilization of hardware at run time. Next, I discuss the new dynamic voltage scaling algorithm that complements power management by scaling processor frequency and voltage depending on the needs of the system. Finally, I develop a modular approach for design and simulation of hardware and software energy consumption at the system level. Dynamic power management (DPM) algorithms aim to reduce the energy consumption at the system level by selectively placing components into low-power states. Two power management algorithms will be presented that have been derived from the stochastic models of several realistic examples. Both algorithms are event-driven and give optimal results verified by measurements. The first approach is based on renewal theory. This model assumes that the decision to transition to low power state can be made in only one state. Another method developed is based on the Time-Indexed Semi-Markov Decision Process model (TISMDP). TISMDP model assumes that a decision to transition into a lower-power state can be made upon each event occurrence from any number of states. On the other hand, it is also more complex than the approach based on renewal theory. It is important to note that the results obtained by renewal model are guaranteed to match results obtained by TISMDP model, as both approaches give globally optimal solutions. I implemented both power management algorithms on two different classes of devices: two different hard

[1]  Andrew Wolfe,et al.  Instruction level power analysis , 1996 .

[2]  L. Benini,et al.  Dynamic power management of laptop hard disk , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[3]  Bhanu Kapoor,et al.  Low power memory architectures for video applications , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[4]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Sheldon M. Ross,et al.  Stochastic Processes , 2018, Gauge Integral Structures for Stochastic Calculus and Quantum Electrodynamics.

[6]  Luca Benini,et al.  Dynamic power management for portable systems , 2000, MobiCom '00.

[7]  Luca Benini,et al.  Dynamic power management for nonstationary service requests , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[8]  Luca Benini,et al.  Energy-efficient design of battery-powered embedded systems , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[9]  Anna R. Karlin,et al.  Competitive randomized algorithms for non-uniform problems , 1990, SODA '90.

[10]  Daniel P. Siewiorek,et al.  The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[11]  Carl Staelin,et al.  Idleness is Not Sloth , 1995, USENIX.

[12]  Scott Shenker,et al.  Scheduling for reduced CPU energy , 1994, OSDI '94.

[13]  Anantha Chandrakasan,et al.  Data driven signal processing: an approach for energy efficient computing , 1996, ISLPED '96.

[14]  Abbas El Gamal,et al.  A stochastic model for interconnections in custom integrated circuits , 1981 .

[15]  M. Potkonjak,et al.  On-line scheduling of hard real-time tasks on variable voltage processor , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[16]  Hal Wasserman,et al.  Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.

[17]  Steve Furber,et al.  ARM System Architecture , 1996 .

[18]  Allen C.-H. Wu,et al.  A predictive system shutdown method for energy saving of event-driven computation , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[19]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[20]  Luca Benini,et al.  Cycle-accurate simulation of energy consumption in embedded systems , 1999, DAC '99.

[21]  Massoud Pedram,et al.  Battery-powered digital CMOS design , 1999, DATE '99.

[22]  Rob A. Rutenbar,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Hiroyuki Tomiyama,et al.  Instruction scheduling for power reduction in processor-based system design , 1998, Proceedings Design, Automation and Test in Europe.

[24]  Thomas D. Burd,et al.  The simulation and evaluation of dynamic voltage scaling algorithms , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[25]  Luca Benini,et al.  Event-driven power management , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Mary Jane Irwin,et al.  Techniques for low energy software , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[27]  Massoud Pedram,et al.  Dynamic power management based on continuous-time Markov decision processes , 1999, DAC '99.

[28]  Giovanni De Micheli,et al.  Adaptive hard disk power management on personal computers , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[29]  Mani B. Srivastava,et al.  Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[30]  Hector Sanchez,et al.  PowerPC 603, a microprocessor for portable computers , 1994, IEEE Design & Test of Computers.

[31]  Rein Vesilo Cumulative sum technique in ATM traffic management , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[32]  D. Ramanathan,et al.  System level online power management algorithms , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[33]  Kiyoung Choi,et al.  Power conscious fixed priority scheduling for hard real-time systems , 1999, DAC '99.

[34]  Larry L. Peterson,et al.  Predicting MPEG execution times , 1998, SIGMETRICS '98/PERFORMANCE '98.

[35]  Seongsoo Lee,et al.  Run-time voltage hopping for low-power real-time systems , 2000, DAC.

[36]  Goutam Debnath,et al.  The Pentium processor-90/100, microarchitecture and low power circuit design , 1995, Proceedings of the 8th International Conference on VLSI Design.

[37]  Mahadev Satyanarayanan,et al.  PowerScope: a tool for profiling the energy usage of mobile applications , 1999, Proceedings WMCSA'99. Second IEEE Workshop on Mobile Computing Systems and Applications.

[38]  Jörg Henkel,et al.  A framework for estimating and minimizing energy dissipation of embedded HW/SW systems , 2001 .

[39]  David F. Bacon,et al.  Compiler transformations for high-performance computing , 1994, CSUR.

[40]  Steven S. Muchnick,et al.  Advanced Compiler Design and Implementation , 1997 .

[41]  Mahmut T. Kandemir,et al.  Influence of compiler optimizations on system power , 2000, Proceedings 37th Design Automation Conference.

[42]  Luca Benini,et al.  System-level power estimation and optimization , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[43]  Thomas D. Burd,et al.  Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[44]  Miodrag Potkonjak,et al.  Power optimization of variable voltage core-based systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[45]  Giovanni De Micheli,et al.  Software controlled power management , 1999, CODES '99.

[46]  Randy H. Katz,et al.  Trace-based mobile network emulation , 1997, SIGCOMM '97.

[47]  Hiroto Yasuura,et al.  Voltage scheduling problem for dynamically variable voltage processors , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[48]  Fred Douglis,et al.  Adaptive Disk Spin-Down Policies for Mobile Computers , 1995, Comput. Syst..

[49]  Sally Floyd,et al.  Wide-area traffic: the failure of Poisson modeling , 1994 .

[50]  Massoud Pedram,et al.  Dynamic power management of complex systems using generalized stochastic Petri nets , 2000, DAC.

[51]  M. F.,et al.  Bibliography , 1985, Experimental Gerontology.

[52]  Monica S. Lam,et al.  Maximizing Multiprocessor Performance with the SUIF Compiler , 1996, Digit. Tech. J..

[53]  Darrell D. E. Long,et al.  A dynamic disk spin-down technique for mobile computing , 1996, MobiCom '96.

[54]  Luca Benini,et al.  Dynamic power management - design techniques and CAD tools , 1997 .

[55]  F. Frances Yao,et al.  A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.

[56]  P. Noll,et al.  MPEG digital audio coding , 1997, IEEE Signal Process. Mag..

[57]  Jan M. Rabaey,et al.  An energy conscious methodology for early design exploration of heterogeneous DSPs , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[58]  Mat Hans An MPEG audio decoder based on 16-bit integer arithmetic and SIMD usage , 1997, Proceedings of First Signal Processing Society Workshop on Multimedia Signal Processing.

[59]  Mahmut T. Kandemir,et al.  Energy-driven integrated hardware-software optimizations using SimplePower , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[60]  Rajesh K. Gupta,et al.  System level online power management algorithms , 2000, DATE '00.

[61]  Luca Benini,et al.  Policy optimization for dynamic power management , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[62]  M.C. Hans,et al.  A compliant MPEG-1 layer II audio decoder with 16-b arithmetic operations , 1997, IEEE Signal Processing Letters.