Coarse grain reconfiguration: Power estimation and management flow for hybrid gated systems

This work presents an automatic power estimation and implementation flow for coarse-grained reconfigurable systems, capable of guiding designers towards the optimal implementation of power-efficient systems. The entire flow is assessed over the reconfigurable computing core of a dedicated image processing accelerator, targeting an ASIC 45 nm technology.

[1]  Paolo Meloni,et al.  Power and clock gating modelling in coarse grained reconfigurable systems , 2016, Conf. Computing Frontiers.

[2]  Luigi Raffo,et al.  DSE and profiling of multi-context coarse-grained reconfigurable systems , 2013, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA).

[3]  Luigi Raffo,et al.  A coarse-grained reconfigurable wavelet denoiser exploiting the Multi-Dataflow Composer tool , 2013, 2013 Conference on Design and Architectures for Signal and Image Processing.

[4]  Luigi Raffo,et al.  Coarse-grained reconfiguration: dataflow-based power management , 2015, IET Comput. Digit. Tech..

[5]  Paolo Bonzini,et al.  Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Jorn W. Janneck,et al.  Coarse grain clock gating of streaming applications in programmable logic implementations , 2014, Proceedings of the 2014 Electronic System Level Synthesis Conference (ESLsyn).

[7]  Reiner W. Hartenstein,et al.  Coarse grain reconfigurable architecture (embedded tutorial) , 2001, ASP-DAC '01.

[8]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[9]  Paolo Meloni,et al.  Power modelling for saving strategies in coarse grained reconfigurable systems , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[10]  Luigi Raffo,et al.  Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case , 2014, 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).

[11]  Paolo Meloni,et al.  ASAM: Automatic Architecture Synthesis and Application Mapping , 2012, 2012 15th Euromicro Conference on Digital System Design.

[12]  Luigi Raffo,et al.  Automated power gating methodology for dataflow-based reconfigurable systems , 2015, Conf. Computing Frontiers.

[13]  Paolo Meloni,et al.  System Adaptivity and Fault-Tolerance in NoC-based MPSoCs: The MADNESS Project Approach , 2012, 2012 15th Euromicro Conference on Digital System Design.

[14]  Paolo Meloni,et al.  Automated Design Flow for Multi-Functional Dataflow-Based Platforms , 2016, J. Signal Process. Syst..