Realization of Logic Operations Through Optimized Ballistic Deflection Transistors

In this paper, the utilization of recently proposed ballistic deflection transistors (BDT) is investigated for the realization of the complete family of logic functions. BDT performance is optimized through its structural modification which is followed by the Monte Carlo simulations for 2- input logic gate functionalities at room temperature. BDT is a quasi-ballistic planar device based on InGaAs/InAlAs/InP heterolayer. The faster non-scattering transport obtained in the two dimensional electron gas (2DEG) layer facilitates smaller transit time and high performance needed for high speed circuitry.

[1]  W. Marsden.  I and J , 2012 .

[2]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[3]  Beatriz G. Vasallo,et al.  Ballistic nanodevices for terahertz data processing: Monte Carlo simulations , 2003 .

[4]  I. Iñiguez-de-la-Torre,et al.  A Study of Geometry Effects on the Performance of Ballistic Deflection Transistor , 2010, IEEE Transactions on Nanotechnology.

[5]  Lars Thylén,et al.  Designing logic functions using an electron waveguide Y‐branch switch , 1996 .

[6]  V. Kaushal,et al.  Nonlinear electron properties of an InGaAs/InAlAs-based ballistic deflection transistor: Room temperature DC experiments and numerical simulations , 2011 .

[7]  A. Song.  Room-Temperature Ballistic Nanodevices , 2003 .

[8]  H. Irie,et al.  A ROOM TEMPERATURE BALLISTIC DEFLECTION TRANSISTOR FOR HIGH PERFORMANCE APPLICATIONS , 2009 .

[9]  Young June Park,et al.  An extended proof of the Ramo-Shockley theorem , 1991 .

[10]  Hongqi Xu.  A novel electrical property of three-terminal ballistic junctions and its applications in nanoelectronics , 2002 .

[11]  S. Reitzenstein,et al.  Room temperature operation of an in-plane half-adder based on ballistic Y-junctions , 2004, IEEE Electron Device Letters.

[12]  Yuan Taur,et al.  CMOS design near the limit of scaling , 2002 .

[13]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Beatriz G. Vasallo,et al.  Microscopic modeling of nonlinear transport in ballistic nanodevices , 2003 .

[15]  Paul Ampadu,et al.  nand Gate Design for Ballistic Deflection Transistors , 2011, IEEE Transactions on Nanotechnology.