DAGGER: a novel generic methodology for FPGA bitstream generation and its software tool implementation

A novel bitstream generation algorithm and its software implementation are introduced. Although this tool was developed for the configuration of AMDREL FPGA reconfigurable platform, it could be used to program any other compatible device. This tool is the only one known academic implementation for FPGA configuration with such features. Among them are the run-time-, partial- and dynamic-reconfiguration, the memory management, the bitstream compression and encryption, the read-back technique, the bitstream reallocation, the used low-power techniques as well as the graphical user interface.

[1]  Dimitrios Soudris,et al.  An integrated FPGA design framework: custom designed FPGA platform and application mapping toolset development , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[2]  Fernando Gehm Moraes,et al.  Development of a tool-set for remote and partial reconfiguration of FPGAs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Dimitrios Soudris,et al.  A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development , 2004, FPL.

[4]  Zhiyuan Li,et al.  Configuration relocation and defragmentation for run-time reconfigurable computing , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Brent E. Nelson,et al.  JHDLBits: The Merging of Two Worlds , 2004, FPL.

[6]  Dimitrios Soudris,et al.  FPGA Architecture Design and Toolset for Logic Implementation , 2003, PATMOS.

[7]  Peter Sutton,et al.  JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[8]  Delon Levi,et al.  JBits: Java based interface for reconfigurable computing , 1999 .

[9]  Jürgen Teich,et al.  Platform-independent methodology for partial reconfiguration , 2004, CF '04.

[10]  Jan M. Rabaey,et al.  Low-Energy FPGAs - Architecture and Design , 2001 .

[11]  John W. Lockwood,et al.  PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs) , 2001 .