A Flexible Low Power DSP With a Programmable Truncated Multiplier

Truncated multiplication reduces part of the power required by multipliers by only computing the most-significant bits of the product. The most common approach to truncation includes physical reduction of the partial product matrix and a compensation for the reduced bits via different hardware compensation subcircuits. However, this results in fixed systems optimized for a given application at design time. A novel approach to truncation is proposed, where a full precision multiplier is implemented, but the active section of the partial product matrix is selected dynamically at run-time. This allows a power reduction tradeoff against signal degradation which can be modified at run time. Such an architecture brings together the power reduction benefits from truncated multipliers and the flexibility of reconfigurable and general purpose devices. Efficient implementation of such a multiplier is presented in a custom digital signal processor where the concept of software compensation is introduced and analyzed for different applications. Experimental results and power measurements are studied, including power measurements from both post-synthesis simulations and a fabricated IC implementation. This is the first system-level DSP core using a fine-grain truncated multiplier. Results demonstrate the effectiveness of the programmable truncated MAC (PTMAC) in achieving power reduction, with minimum impact on functionality for a number of applications. Software compensation is also shown to be effective when deploying truncated multipliers in a system.

[1]  I-Chyn Wey,et al.  Low-error and area-efficient fixed-width multiplier by using minor input correction vector , 2010, 2010 International Conference on Electronics and Information Engineering.

[2]  E.E. Swartzlander,et al.  Truncated Multiplication with Symmetric Correction , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[3]  Shuichi Ichikawa,et al.  Pseudorandom Rounding for Truncated Multipliers , 1991, IEEE Trans. Computers.

[4]  Shiann Rong Kuang,et al.  Low-error configurable truncated multipliers for multiply-accumulate applications , 2006 .

[5]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[6]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[7]  Davide De Caro,et al.  Design of fixed-width multipliers with minimum mean square error , 2007, 2007 18th European Conference on Circuit Theory and Design.

[8]  Chip-Hong Chang,et al.  A Low Error and High Performance Multiplexer-Based Truncated Multiplier , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Jarkko Niittylahti,et al.  A hardware efficient direct digital frequency synthesizer , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[10]  Shiann-Rong Kuang,et al.  Design of Power-Efficient Configurable Booth Multiplier , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[12]  E.E. Swartzlander.  Truncated multiplication with approximate rounding , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[13]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Rong Lin.  Reconfigurable parallel inner product processor architectures , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Peter R. Wilson.  25 – Fixed Point Arithmetic in VHDL , 2007 .

[16]  Davide De Caro,et al.  Low error truncated multipliers for DSP applications , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[17]  Peter Y. K. Cheung,et al.  Error modelling of dual fixed-point arithmetic and its application in field programmable logic , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[18]  Michael J. Schulte,et al.  Reduced power dissipation through truncated multiplication , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[19]  Lan-Da Van,et al.  Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers , 2009, IEEE Transactions on Computers.

[20]  Jusung Park,et al.  Design and implementation of 16-bit fixed point digital signal processor , 2008, 2008 International SoC Design Conference.

[21]  E. Swartzlander,et al.  Truncated multiplication with correction constant [for DSP] , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[22]  Chih-Chyau Yang,et al.  Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Arnaud Tisserand,et al.  Carry Prediction and Selection for Truncated Multiplication , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[24]  James E. Stine,et al.  Variations on truncated multiplication , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[25]  E. Swartzlander,et al.  Low-Power Multipliers with Data Wordlength Reduction , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[26]  Shiann-Rong Kuang,et al.  Design of Reconfigurable Low-Power Pipelined Array Multiplier , 2006, 2006 International Conference on Communications, Circuits and Systems.

[27]  Davide De Caro,et al.  Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Earl E. Swartzlander,et al.  A comparison of Dadda and Wallace multiplier delays , 2003, SPIE Optics + Photonics.

[29]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[30]  Zhaolin Li,et al.  Design of a configurable fixed-point multiplier for digital signal processor , 2009, 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia).

[31]  E. J. King,et al.  Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[32]  A K Bourke,et al.  Evaluation of a threshold-based tri-axial accelerometer fall detection algorithm. , 2007, Gait & posture.

[33]  Richard Conway,et al.  Comparative study on Wordlength Reduction and Truncation for low power multipliers , 2010, The 33rd International Convention MIPRO.

[34]  Davide De Caro,et al.  Design of Fixed-Width Multipliers With Linear Compensation Function , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[35]  John Nelson,et al.  Real-time low-energy fall detection algorithm with a Programmable Truncated MAC , 2010, 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology.

[36]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[37]  Jer Min Jou,et al.  Design of low-error fixed-width multiplier for DSP applications , 1997 .

[38]  Richard Conway,et al.  Data wordlength reduction in 90nm multipliers , 2009 .

[39]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[40]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[41]  Chih-Wei Liu,et al.  Carry Estimation for Two's Complement Fixed-Width Multipliers , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.