Self-Aligned Planar Double-Gate MOSFETs by Bonding for 22-nm Node, With Metal Gates, High- $\kappa$ Dielectrics, and Metallic Source/Drain

In this letter, we report the fabrication and characterization of self-aligned double-gate MOSFETs with gate length down to 6 nm. Based on molecular bonding, the interest of this original process relies on the fact that, for the first time, technological options such as planar process, independently biasable gates, and metallic source and drain are integrated all together to address critical issues for sub-22-nm node, such as variability, short channel effect control, and access resistance decrease. Good electrical performance of pMOS transistors is demonstrated. Short channel effects are very well controlled down to 30 nm. The independent biasing of the two gates allows tuning of the characteristics, depending on the targeted applications.

[1]  C. Hu,et al.  Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  M. Vinet,et al.  Experimental evaluation of gate architecture influence on DG SOI MOSFETs performance , 2005, IEEE Transactions on Electron Devices.

[3]  Ian O'Connor,et al.  Analog Circuit Design (chapter 5) , 2009 .

[4]  Amara Amara,et al.  Planar Double-Gate Transistor: From technology to circuit , 2009 .

[5]  T. Yamamoto,et al.  Aggressive design of millisecond annealing junctions for near-scaling-limit bulk CMOS using raised source/drain extensions , 2008, 2008 IEEE International Electron Devices Meeting.

[6]  O. Cueto,et al.  Highly performant FDSOI pMOSFETs with metallic source/drain , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[7]  S. Minehane,et al.  Variation in Transistor Performance and Leakage in Nanometer-Scale Technologies , 2008, IEEE Transactions on Electron Devices.

[8]  Masahiro Asada,et al.  A 25-nm-long Channel Metal-Gate p-Type Schottky Source/Drain Metal-Oxide-Semiconductor Field Effect Transistor on Separation-by-Implanted-Oxygen Substrate , 2000 .

[9]  Shao-Ming Yu,et al.  Discrete Dopant Fluctuated 20nm/15nm-Gate Planar CMOS , 2007, 2007 IEEE Symposium on VLSI Technology.

[10]  J. Koga,et al.  Solution for high-performance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[11]  A. Bournel,et al.  Comparison of multiple-gate MOSFET architectures using Monte Carlo simulation , 2005 .

[12]  K. Bernstein,et al.  Variability and power management in sub-100nm SOI technology for reliable high performance systems , 2008, 2008 IEEE International SOI Conference.

[13]  H. Yamauchi,et al.  Flexible threshold voltage FinFETs with independent double gates and an ideal rectangular cross-section Si-Fin channel , 2003, IEEE International Electron Devices Meeting 2003.

[14]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.