Digital calibration technique using a signed counter for charge pump mismatch in phase-locked loops

The authors adopt a digital technique to calibrate the current mismatch of the charge pump in phase-locked loops. The proposed digital calibration technique using a signed counter reduces the calibration time up to a minimum of 64% as compared with the other techniques. This technique is designed by a standard 0.18 μm CMOS technology. The calibration time is 32.8 μs, the average power is 6.2 mW at a 1.8 V power supply and the effective area is 0.263 mm 2 .

[1]  Eric A. M. Klumperink,et al.  Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.

[2]  Shen-Iuan Liu,et al.  A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems , 2008, IEEE Journal of Solid-State Circuits.

[3]  G. Van der Plas,et al.  Modeling and experimental verification of substrate coupling and isolation techniques in mixed-signal ICs on a lightly-doped substrate , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[4]  Jaehyouk Choi,et al.  A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Joonbae Park,et al.  Comparison frequency doubling and charge pump matching techniques for dual-band /spl Delta//spl Sigma/ fractional-N frequency synthesizer , 2005, IEEE Journal of Solid-State Circuits.

[6]  José Silva-Martínez,et al.  Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Tsung-Hsien Lin,et al.  A charge pump current missmatch calibration technique for ΔΣ fractional-N PLLs in 0.18-μm CMOS , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[8]  Andrew Allen,et al.  Dynamic frequency-switching clock system on a quad-core Itanium® processor , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  In-Chul Hwang,et al.  Low-glitch, high-speed charge-pump circuit for spur minimisation , 2009 .

[10]  Christoph Sandner,et al.  A subpicosecond jitter PLL for clock generation in 0.12-/spl mu/m digital CMOS , 2003 .

[11]  Pin-En Su,et al.  Mismatch Shaping Techniques to Linearize Charge Pump Errors in Fractional-$N$ PLLs , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[13]  Tsung-Hsien Lin,et al.  Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional- $N$ PLLs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Shey-Shi Lu,et al.  A Programmable Edge-Combining DLL With a Current-Splitting Charge Pump for Spur Suppression , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Deog-Kyoon Jeong,et al.  Reduction of pump current mismatch in charge-pump PLL , 2009 .

[16]  David J. Allstot,et al.  A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Shen-Iuan Liu,et al.  A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- muhboxm LTPS-TFT Technology , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[18]  Young-Shig Choi,et al.  Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.