Generation of Single Input Change Test Sequences for Conformance Test of Programmable Logic Controllers

Conformance test is a functional test technique which is aiming to check whether an implementation, seen as a black-box with inputs/outputs, conforms to its specification. Numerous theoretical worthwhile results have been obtained in the domain of conformance test of finite state machines. The optimization criterion, which is usually selected to build the test sequence, is the minimum-length criterion. Based on experimental results, this paper focuses on the generation of a single input change (SIC) test sequence from a specification model represented as a Mealy machine; such a sequence is aiming at preventing from erroneous test verdicts due to incorrect detection of synchronous input changes by the programmable logic controller (PLC) under test. A method based on symbolic calculus to obtain the part of the specification that can be tested with a SIC sequence is first presented. Then, an algorithm to build the SIC test sequence is detailed; three solutions are proposed, according to the connectivity properties of the SIC-testable part.

[1]  Jean-Marc Jézéquel,et al.  Test Synthesis from UML Models of Distributed Software , 2007, IEEE Transactions on Software Engineering.

[2]  S. Faltinski,et al.  Why do verification approaches in automation rarely use HIL-test? , 2013, 2013 IEEE International Conference on Industrial Technology (ICIT).

[3]  Marco A. Wehrmeister,et al.  Aspect-Oriented Model-Driven Engineering for Embedded Systems Applied to Automation Systems , 2013, IEEE Transactions on Industrial Informatics.

[4]  Jean-Marc Faure,et al.  Testing programmable logic controllers from finite state machines specification , 2011, 2011 3rd International Workshop on Dependable Control of Discrete Systems.

[5]  Wang Yi,et al.  An implementation of random single input change technique for low-power test , 2008, 2008 2nd International Conference on Anti-counterfeiting, Security and Identification.

[6]  Olivier H. Roux,et al.  Formal Methods for Systems Engineering Behavior Models , 2008, IEEE Transactions on Industrial Informatics.

[7]  Hans-Michael Hanisch,et al.  Closed-loop system modeling, validation, and verification , 2012, Proceedings of 2012 IEEE 17th International Conference on Emerging Technologies & Factory Automation (ETFA 2012).

[8]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1997, J. Electron. Test..

[9]  Lothar Litz,et al.  Formal methods in PLC programming , 2000, Smc 2000 conference proceedings. 2000 ieee international conference on systems, man and cybernetics. 'cybernetics evolving to systems, humans, organizations, and their complex interactions' (cat. no.0.

[10]  Chengyin Yuan,et al.  Hardware-In-The-Loop for Manufacturing Automation Control: Current Status and Identified Needs , 2007, 2007 IEEE International Conference on Automation Science and Engineering.

[11]  Philippe Schnoebelen,et al.  Towards the automatic verification of PLC programs written in Instruction List , 2000, Smc 2000 conference proceedings. 2000 ieee international conference on systems, man and cybernetics. 'cybernetics evolving to systems, humans, organizations, and their complex interactions' (cat. no.0.

[12]  S. Lampérière-Couffin,et al.  Formal Verification of the Sequential Part of PLC Programs , 2000 .

[13]  Matthieu Perin,et al.  Building meaningful timed models of closed-loop DES for verification purposes , 2013 .

[14]  William J. Cook,et al.  Solution of a Large-Scale Traveling-Salesman Problem , 1954, 50 Years of Integer Programming.

[15]  David Lee,et al.  Principles and methods of testing finite state machines-a survey , 1996, Proc. IEEE.

[16]  Lothar Litz,et al.  Verification of logic control design using SIPN and model checking: methods and case study , 2000, Proceedings of the 2000 American Control Conference. ACC (IEEE Cat. No.00CH36334).

[17]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[18]  Jean-Jacques Lesage,et al.  Supporting the changeability of SIPN-based logic control algorithms by verification and validation , 2003 .

[19]  Jean-Marc Faure,et al.  Technical report on Conformance Test of Programmable Logic Controllers - Execution of Minimum-Length Test Sequences , 2014 .

[20]  Constantin Halatsis,et al.  Algorithm for the generation of SIC pairs and its implementation in a BIST environment , 2006 .

[21]  J.-M. Faure,et al.  Efficient representation for formal verification of PLC programs , 2006, 2006 8th International Workshop on Discrete Event Systems.

[22]  Jean-Marc Faure,et al.  Translating Grafcet specifications into Mealy machines for conformance test purposes , 2011 .

[23]  Valeriy Vyatkin,et al.  Formal verification of Intelligent Mechatronic Systems with decentralized control logic , 2012, Proceedings of 2012 IEEE 17th International Conference on Emerging Technologies & Factory Automation (ETFA 2012).

[24]  P. Girard,et al.  Delay fault testing: choosing between random SIC and random MIC test sequences , 2000, Proceedings IEEE European Test Workshop.

[25]  D. Maclay,et al.  Simulation gets into the loop , 1997 .

[26]  Valeriy Vyatkin,et al.  A modeling approach for verification of IEC1499 function blocks using net condition/event systems , 1999, 1999 7th IEEE International Conference on Emerging Technologies and Factory Automation. Proceedings ETFA '99 (Cat. No.99TH8467).

[27]  Valeriy Vyatkin,et al.  Software Engineering in Industrial Automation: State-of-the-Art Review , 2013, IEEE Transactions on Industrial Informatics.

[28]  Bin Liang,et al.  Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  George B. Dantzig,et al.  Solution of a Large-Scale Traveling-Salesman Problem , 1954, Oper. Res..

[30]  Birgit Vogel-Heuser,et al.  Towards a Formal Specification Framework for Manufacturing Execution Systems , 2012, IEEE Transactions on Industrial Informatics.

[31]  Stavros Tripakis,et al.  Conformance testing for real-time systems , 2009, Formal Methods Syst. Des..

[32]  Elisabet Estévez-Estévez,et al.  Model-Based Validation of Industrial Control Systems , 2012, IEEE Transactions on Industrial Informatics.

[33]  Goran Cengic,et al.  On Formal Analysis of IEC 61499 Applications, Part B: Execution Semantics , 2010, IEEE Transactions on Industrial Informatics.

[34]  Rainer Drath,et al.  AutomationML - the glue for seamless automation engineering , 2008, 2008 IEEE International Conference on Emerging Technologies and Factory Automation.

[35]  Duo Zhou,et al.  A low power test pattern generation for built-in self-test based circuits , 2011 .

[36]  Jan Tretmans,et al.  Model Based Testing with Labelled Transition Systems , 2008, Formal Methods and Testing.

[37]  Arnaud Virazel,et al.  Hardware Generation of Random Single Input Change Test Sequences , 2002, J. Electron. Test..

[38]  Goran Cengic,et al.  On Formal Analysis of IEC 61499 Applications, Part A: Modeling , 2010, IEEE Transactions on Industrial Informatics.

[39]  Manfred Broy,et al.  Model-Based Testing of Reactive Systems, Advanced Lectures , 2005 .

[40]  Doaa Soliman,et al.  Transformation of Function Block Diagrams to UPPAAL timed automata for the verification of safety applications , 2012, Annu. Rev. Control..

[41]  Arnaud Virazel,et al.  Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences , 2001, J. Electron. Test..