A 1.2V, 140GHz receiver with on-die antenna in 65nm CMOS

This paper presents a 1.2 V, 100 mW, 140 GHz receiver with on-die antenna in a 65 nm General Purpose (GP) CMOS process with digital back-end. The receiver has a conversion loss of 15-19 dB in the 100-140 GHz range with 102 GHz LO, and occupies a die area of only 580 mum times 700 mum including pads. The LNA achieves 8 dB gain at 140 GHz, 10 GHz bandwidth, at least -1.8 dBm of saturated output power, and maintains 3 dB gain at 125 degC. The on-chip antenna, which meets all density fill requirements of 65 nm CMOS, has -25 dB gain, and occupies 180 mum times 100 mum of die area. Additionally, design techniques which maximize the millimeter-wave performance of CMOS devices are discussed.

[1]  B. Heydari,et al.  Millimeter-Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOS , 2007, IEEE Journal of Solid-State Circuits.

[2]  C. L. Hammond,et al.  Performance characteristics of the dual exponentially tapered slot antenna (DETSA) for wireless communications applications , 2003, IEEE Trans. Veh. Technol..

[3]  H.P. Moyer,et al.  Low Noise Direct Detection Sensors for Millimeter Wave Imaging , 2006, 2006 IEEE Compound Semiconductor Integrated Circuit Symposium.

[4]  P. Chevalier,et al.  80/160-GHz Transceiver and 140-GHz Amplifier in SiGe Technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[5]  Sorin P. Voinigescu,et al.  65-nm CMOS, W-Band Receivers for Imaging Applications , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[6]  A. Tomkins,et al.  Design and Modeling Considerations for Fully-Integrated Silicon W-Band Transceivers , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.