Accurate power estimation for large sequential circuits

A power estimation approach is presented in which blocks of consecutive vectors are selected at random from a user-supplied realistic input vector set and the circuit is simulated for each block starting from an unknown state. This leads to two (upper and lower) bounds on the desired power value which can be quite tight (under 10% difference between the two in many cases). As a result, the power dissipation is obtained by simulating only a fraction of the potentially very large vector set.

[1]  Daniel G. Saab,et al.  On the initialization of sequential circuits , 1994, Proceedings., International Test Conference.

[2]  Daniel Brand,et al.  Inaccuracies in power estimation during logic synthesis , 1996, ICCAD 1996.

[3]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Enrico Macii,et al.  Probabilistic Analysis of Large Finite State Machines , 1994, 31st Design Automation Conference.

[5]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[6]  Ibrahim N. Hajj,et al.  Power Estimation in Sequential Circuitsy , 1995, 32nd Design Automation Conference.

[7]  Melvin A. Breuer,et al.  The probability of error detection in sequential circuits using random test vectors , 1991, J. Electron. Test..

[8]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[9]  M. Degroot,et al.  Probability and Statistics , 2021, Examining an Operational Approach to Teaching Probability.

[10]  Tan-Li Chou,et al.  Statistical estimation of sequential circuit activity , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  Radu Marculescu,et al.  Efficient Power Estimation for Highly Correlated Input Streams , 1995, 32nd Design Automation Conference.

[12]  José C. Monteiro,et al.  A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits , 1994, 31st Design Automation Conference.