This paper reports the first experimental results on the punchthrough probabilities of Josephson logic circuits. High performance Josephson latching logic circuits are driven by an ac power supply which allows the circuits to reset when the power supply reverses polarity, and also acts as the system clock. A circuit is said to punchthrough when it carries its logic "1" state from one cycle of the power supply onto the next without resetting. Punchthrough probabilities of 2.5 µm Current Injection Logic (CIL) 2-input AND and 4-input AND circuits were measured as a function of the power supply frequency for two different values of load resistors. The probability for punchthrough was found to decrease exponentially with increasing transition time. For a particular value of power supply frequency, the punchthrough probability was higher for the 4-input AND than for the 2-input AND. It was also found to be higher for the higher value of load resistor. These dependencies have the same functional form as predicted by theoretical models for the punchthrough characteristics of point junctions.
[1]
D. Herrell,et al.
Regulated AC power for Josephson interferometer latching logic circuits
,
1979
.
[2]
Shin-Shem Pei,et al.
A simple high‐performance current‐switched Josephson gate
,
1979
.
[3]
E. Harris,et al.
Punchthrough in Josephson logic devices
,
1981
.
[4]
R. Dynes,et al.
Switching to zero voltage in Josephson tunnel junctions
,
1971
.
[5]
M.B. Ketchen,et al.
Power supply regulators for Josephson logic
,
1979,
International Electron Devices Meeting.
[6]
A. Mukherjee,et al.
Josephson direct coupled logic (DCL)
,
1979,
1979 International Electron Devices Meeting.
[7]
C. J. Kircher,et al.
Fabrication Process for Josephson Integrated Circuits
,
1980,
IBM J. Res. Dev..
[8]
T. Duzer,et al.
Low-probability punchthrough in Josephson junctions
,
1981
.