论文信息 - Single event transients in deep submicron CMOS

Single event transients in deep submicron CMOS

Single event transients (SET) occur when an energetic subatomic particle strikes a combinational logic element. The charge deposited by the particle causes a transient voltage disturbance, which can propagate to a storage element and be latched, resulting in single event upset (SEU). The logic design style, storage element behavior, and system timing requirements greatly impact the probability that an SET will cause an SEU. These effects are explored through circuit simulations and heavy ion testing of prototype devices.

K. J. Hass | J. W. Ambles | J. Gambles

[1] Elizabeth M. Rudnick,et al. A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[2] L. F. Hoffmann,et al. Upset due to a single particle caused propagated transient in a bulk CMOS microprocessor , 1991 .

[3] S. Whitaker,et al. Low power SEU immune CMOS memory circuits , 1992 .

[4] H. Dussaultayb. HIGH ENERGY HEAVY-ION-INDUCED SINGLE EVENT TRANSIENTS IN EPITAXIAL STRUCTURES* , 1994 .

[5] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[6] Jr. Leonard R. Rockett. An SEU-hardened CMOS data latch design , 1988 .

[7] Y. Savaria,et al. Soft-error filtering: A solution to the reliability problem of future VLSI digital circuits , 1986, Proceedings of the IEEE.

[8] B. D. Shafer,et al. Considerations for Single Event Immune VLSI Logic , 1983, IEEE Transactions on Nuclear Science.

[9] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .

[10] P. S. Winokur,et al. Three-dimensional simulation of charge collection and multiple-bit upset in Si devices , 1994 .

[11] C. L. Axness,et al. Mechanisms Leading to Single Event Upset , 1986, IEEE Transactions on Nuclear Science.

[12] C. L. Axness,et al. SEU characterization and design dependence of the SA3300 microprocessor , 1990 .