Redundancy design for a fault tolerant systolic array

A systematic design methodology for redundant systolic arrays is proposed. Redundancies consisting of space-shift, time-shift and space-time-shift schemes are applied successfully to detect or mask permanent faults, transient faults or both. Various redundancy designs for different utilisation efficiencies of processor elements can be obtained at the design stage by a dependent graph and its associated algebraic transformation. A customised optimal redundant systolic array design can be achieved for various performance requirements, including throughput rate, latency, average computation time, hardware cost and capabilities of fault detection and fault masking.

[1]  Israel Koren.  A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.

[2]  Jacob A. Abraham,et al.  Algorithm-Based Fault Tolerance for Matrix Operations , 1984, IEEE Transactions on Computers.

[3]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[4]  Cauligi S. Raghavendra,et al.  Gracefully Degradable Processor Arrays , 1985, IEEE Transactions on Computers.

[5]  Chin-Long Wey,et al.  The design of concurrent error diagnosable systolic arrays for band matrix multiplications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[7]  Mariagiovanna Sami,et al.  Reconfigurable architectures for VLSI processing arrays , 1983, Proceedings of the IEEE.

[8]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[9]  H. T. Kung,et al.  Wafer-scale integration and two-level pipelined implementations of systolic arrays , 1984, J. Parallel Distributed Comput..

[10]  Mateo Valero,et al.  Solving Matrix Problems with No Size Restriction on a Systolic Array Processor , 1986, International Conference on Parallel Processing.

[11]  C.-W. Jen,et al.  Design of algorithm-based fault-tolerant VLSI array processor , 2004 .

[12]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[13]  Mateo Valero,et al.  Computing size-independent matrix problems on systolic array processors , 1986, ISCA '86.

[14]  S. S. Leung,et al.  Systematic design strategy for concurrent error diagnosable iterative logic arrays , 1988 .