Test-Time Reduction for Power-Aware 3D-SoC

Minimization of overall test time is one of the primary concerns in the design of 3D-SoCs, whereas satisfying the thermal constraints and bounding the number of inter-layer TSVs are also of critical importance. This paper presents a scheduling-based technique to reduce test-time for core-based 3DSoCs, under certain constraints on TAM-width and the number of TSVs. A partitioning technique is also suggested to assign the layers to cores under TSV and power constraints. The proposed methods have been tested on several SoC benchmarks. Experimental results reveal an improvement in test time for most of the circuits, while satisfying the above-mentioned constraints.

[1]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.

[2]  Hafizur Rahaman,et al.  Optimizing test time for core-based 3-d integrated circuits by a technique of bi-partitioning , 2014, Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2014).

[3]  Xiaoxia Wu,et al.  Test-access mechanism optimization for core-based three-dimensional SOCs , 2008, 2008 IEEE International Conference on Computer Design.

[4]  Hannu Tenhunen,et al.  Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs , 2007, ICCAD 2007.

[5]  Dan Zhao,et al.  Thermal Driven Test Access Routing in Hyper-interconnected Three-Dimensional System-on-Chip , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Payel Ghosh,et al.  Session based core test scheduling for minimizing the testing time of 3D SOC , 2014, 2014 International Conference on Electronics and Communication Systems (ICECS).

[7]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[8]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[9]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[10]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).