CMOS receivers in the 100–140 GHz range

This paper reviews recent research conducted at the University of Toronto on the development of imaging and radio transceivers in CMOS, aimed at operation in the 100-GHz to 200-GHz range. Two receivers fabricated in 65-nm GPLP CMOS technology are described. The first is a 90–100 GHz IQ receiver with 7-dB noise figure, 10.5-dB downconversion gain and fundamental frequency VCO. The second receiver has a double-sideband architecture and operates in the 135–145 GHz range and features an 8-dB gain LNA, a double-balanced Gilbert cell mixer and a dipole antenna.

[1]  P. Garcia,et al.  A Wideband W-Band Receiver Front-End in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  H. J. Kuno,et al.  High Data-Rate Solid-State Millimeter-Wave Transmitter Module , 1975 .

[3]  L. Yujiri,et al.  Passive Millimeter Wave Imaging , 2003, 2006 IEEE MTT-S International Microwave Symposium Digest.

[4]  Yoshiyasu Doi,et al.  A zero-IF 60GHz transceiver in 65nm CMOS with ≫ 3.5Gb/s links , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[5]  A. Tomkins,et al.  Circuit performance characterization of digital 45-nm CMOS technology for applications around 110 GHz , 2008, 2008 IEEE Symposium on VLSI Circuits.

[6]  T. Ishibashi,et al.  200-GHz 50-mW CW Oscillation with Silicon SDR IMPATT (Short Papers) , 1976 .

[7]  A. Tomkins,et al.  A 1.2V, 140GHz receiver with on-die antenna in 65nm CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  A. Tomkins,et al.  A 94GHz SPST Switch in 65nm Bulk CMOS , 2008, 2008 IEEE Compound Semiconductor Integrated Circuits Symposium.