A 3x blind ADC-based CDR for a 20 dB loss channel
暂无分享,去创建一个
Hirotaka Tamura | Masaya Kibune | Mohammad Sadegh Jalali | Ali Sheikholeslami | Joshua Liang | Clifford Ting
[1] Hirotaka Tamura,et al. An 8mW frequency detector for 10Gb/s half-rate CDR using clock phase selection , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.
[2] Hashida Takushi,et al. 32 Gb/s Data-Interpolator Receiver with 2-tap DFE in 28-nm CMOS , 2013 .
[3] Thomas Toifl,et al. A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth , 2014, IEEE Journal of Solid-State Circuits.
[4] Mohammad Sharifkhani,et al. A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] S.. Gondi,et al. Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.
[6] Herschel A. Ainspan,et al. A 78mW 11.1Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[7] Wei Zhang,et al. 21.7 A 500mW digitally calibrated AFE in 65nm CMOS for 10Gb/s Serial links over backplane and multimode fiber , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[8] Hirotaka Tamura,et al. A Blind Baud-Rate ADC-Based CDR , 2013, IEEE Journal of Solid-State Circuits.
[9] Bo Zhang,et al. A 195mW / 55mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[10] 32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[11] Hirotaka Tamura,et al. Design metrics for blind ADC-based wireline receivers , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.
[12] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[13] Yoshiyasu Doi,et al. A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[14] Borivoje Nikolic,et al. Scaling of analog-to-digital converters into ultra-deep-submicron CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..
[15] Hugh Mair,et al. Analog-DFE-based 16Gb/s SerDes in 40nm CMOS that operates across 34dB loss channels at Nyquist with a baud rate CDR and 1.2Vpp voltage-mode driver , 2011, 2011 IEEE International Solid-State Circuits Conference.
[16] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[17] Bryan Casper,et al. Clocking Analysis, Implementation and Measurement Techniques for High-Speed Data Links—A Tutorial , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[18] Hirotaka Tamura,et al. A 5-Gb/s ADC-Based Feed-Forward CDR in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[19] John Wu,et al. A 78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).