A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24–30-GHz Sliding-IF 5G Transceivers
暂无分享,去创建一个
Andreas Axholt | Anders Carlsson | Staffan Ek | Anna-Karin Stenman | Christian Elgaard | Tony Påhlsson | Lars Sundstrӧm | Henrik Sjӧland | A. Stenman | C. Elgaard | Staffan Ek | A. Carlsson | A. Axholt | Tony Påhlsson | Lars Sundstrӧm | Henrik Sjӧland
[1] Jerry Lin,et al. A low-phase-noise 0.004-ppm/step DCXO with guaranteed monotonicity in the 90-nm CMOS process , 2005, IEEE Journal of Solid-State Circuits.
[2] Hooman Darabi,et al. A Differential Digitally Controlled Crystal Oscillator With a 14-Bit Tuning Resolution and Sine Wave Outputs for Cellular Applications , 2012, IEEE Journal of Solid-State Circuits.
[3] Michael Peter Kennedy,et al. Maximum Sequence Length MASH Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Zule Xu,et al. Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL , 2011, IEICE Trans. Electron..
[5] Abhishek Agrawal,et al. 2.2 A scalable 28GHz coupled-PLL in 65nm CMOS with single-wire synchronization for large-scale 5G mm-wave arrays , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[6] Didier Belot,et al. A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[7] Brian A. Floyd,et al. Sub-Integer Frequency Synthesis Using Phase-Rotating Frequency Dividers , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Lars Sundström,et al. A 491.52 MHz 840 uW crystal oscillator in 28 nm FD-SOI CMOS for 5G applications , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.
[9] Edgar Sanchez-Sinencio,et al. A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.
[10] Andreas Axholt,et al. A 16–20 GHz LO system with 115 fs jitter for 24–30 GHz 5G in 28 nm FD-SOI CMOS , 2017, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference.
[11] M. Steyaert,et al. A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.
[12] Jan Craninckx,et al. 9.7 a self-calibrated 10mb/s phase modulator with -37.4db evm based on a 10.1-to-12.4ghz, -246.6db-fom, fractional-n subsampling pll , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[13] Takayasu Sakurai,et al. 5.7 A 39.25MHz 278dB-FOM 19µW LDO-free stacked-amplifier crystal oscillator (SAXO) operating at I/O voltage , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[14] Alexander V. Rylyakov,et al. A 28 GHz Hybrid PLL in 32 nm SOI CMOS , 2014, IEEE Journal of Solid-State Circuits.
[15] Michael P. Flynn,et al. A 192MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28nm CMOS , 2015, 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
[16] Izzet Kale,et al. Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[17] C. Plett,et al. A low-voltage 40-GHz complementary VCO with 15% frequency tuning range in SOI CMOS technology , 2004, IEEE Journal of Solid-State Circuits.
[18] Joy Laskar,et al. A 39.1-to-41.6GHz ΔΣ Fractional-N Frequency Synthesizer in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[19] Andreas Axholt,et al. A 60 GHz receiver front-end with PLL based phase controlled LO generation for phased-arrays , 2011, Asia-Pacific Microwave Conference 2011.
[20] Henrik Sjöland,et al. Improved switched tuning of differential CMOS VCOs , 2002 .
[21] Kazunori Watanabe,et al. 93% power reduction by automatic self power gating (ASPG) and multistage inverter for negative resistance (MINR) in 0.7V, 9.2µW, 39MHz crystal oscillator , 2013, 2013 Symposium on VLSI Circuits.
[22] J. Stott. The effects of phase noise in COFDM , 1998 .
[23] Jaewook Shin,et al. A Fast and High-Precision VCO Frequency Calibration Technique for Wideband $\Delta \Sigma $ Fractional-N Frequency Synthesizers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Alexander V. Rylyakov,et al. 10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[25] Kenichi Okada,et al. A 28-GHz fractional-N frequency synthesizer with reference and frequency doublers for 5G cellular , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).
[26] Andreas F. Molisch,et al. Hybrid Beamforming for Massive MIMO: A Survey , 2017, IEEE Communications Magazine.
[27] Robert B. Staszewski,et al. A 56.4-to-63.4GHz spurious-free all-digital fractional-N PLL in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[28] Li Lin,et al. 9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[29] Jeyanandh Paramesh,et al. 19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).