The Dawn of Predictive Chip Yield Design: Along and Beyond the Memory Lane

Statistical approaches for yield estimation and robust design are vital in the current variation-dominated design era. This article presents a mixture importance sampling methodology to enable yield-driven design and extends its application beyond memories to peripheral circuits and logic blocks.

[1]  Masashi Horiguchi,et al.  Review and future prospects of low-voltage RAM circuits , 2003, IBM J. Res. Dev..

[2]  R. Otten,et al.  Statistical timing for parametric yield prediction of digital integrated circuits , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[3]  R. Kanj,et al.  Evaluation and alleviation of SOI impacts on SRAM functionality and yield , 2008, 2008 IEEE International SOI Conference.

[4]  Balaram Sinharoy,et al.  The implementation of POWER7TM: A highly parallel and scalable multi-core high-end server processor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Rajiv V. Joshi,et al.  An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[6]  Balaram Sinharoy,et al.  POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor , 2011, IEEE Journal of Solid-State Circuits.

[7]  Ching-Te Chuang,et al.  Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[8]  C. Visweswariah.  Plenary Speech 2P2: Statistical Techniques to Achieve Robustness and Quality , 2008, ISQED 2008.

[9]  Rouwaida Kanj,et al.  Statistical Exploration of the Dual Supply Voltage Space of a 65nm PD/SOI CMOS SRAM Cell , 2006, 2006 European Solid-State Device Research Conference.

[10]  R. Kanj,et al.  A high performance 2.4 Mb L1 and L2 cache compatible 45nm SRAM with yield improvement capabilities , 2008, 2008 IEEE Symposium on VLSI Circuits.

[11]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.