A 2.4 GHz ultra low-power high gain LNA utilizing π-match and capacitive feedback input network

In this paper, an ultra low-power CMOS low noise amplifier (LNA) with a new input matching topology will be proposed and analyzed. The LNA design is based on the capacitive feedback in conjunction with a π-match network. The proposed LNA saves on chip area by using only one inductor for the input matching. The π-match network introduces an additional degree of design freedom and allows the LNA to achieve higher gain. The LNA is designed for 2.4 GHz ISM band in a 130 nm RF-CMOS process. It achieves a gain of 25.2 dB with an S11 of −14 dB while consuming only 0.6 mW. The noise figure (NF) is 3.8 dB.

[1]  Liang-Hung Lu,et al.  A compact 2.4/5.2-GHz CMOS dual-band low-noise amplifier , 2005 .

[2]  Kiat Seng Yeo,et al.  A Wideband Low Power Low-Noise Amplifier in CMOS Technology , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Kiat Seng Yeo,et al.  A Subthreshold Low-Noise Amplifier Optimized for Ultra-Low-Power Applications in the ISM Band , 2008, IEEE Transactions on Microwave Theory and Techniques.

[4]  Yeo Kiat Seng,et al.  A modified architecture used for input matching in CMOS low-noise amplifiers , 2005 .

[5]  Alper Cabuk,et al.  An Energy-Aware CMOS Receiver Front End for Low-Power 2.4-GHz Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Byunghoo Jung,et al.  A 2.4-GHz Resistive Feedback LNA in 0.13-$\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[7]  Chung-Yu Wu,et al.  A Low-Voltage CMOS LNA Design Utilizing the Technique of Capacitive Feedback Matching Network , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.