Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics

The impact of within-die transistor variability has increased with CMOS technology scaling up to the point where it has emerged as a systematic problem for the designer. Estimating extremely low failure rate, i.e. “high-sigma” probabilities, by the conventional Monte Carlo (MC) approach requires millions of simulation runs, making it an impractical approach for circuit designers. To overcome this problem, alternative failure estimation methodologies, which require a smaller number of runs have been proposed. In this paper, we propose a novel methodology called “gradient importance sampling” (GIS) for fast statistical extraction of high-sigma circuit characteristics. It is based on conventional Importance Sampling combined with a gradient-based approach to find the most probable failure point (MPFP). By applying GIS to extract SRAM dynamic characteristics in 28nm FDSOI CMOS, we show that the proposed methodology is straightfor-ward, computationally efficient and the results are in line with those obtained via standard MC. To the best of our knowledge, the GIS results are the best in their class for low failure rate estimation.

[1]  Lara Dolecek,et al.  Technique for Efficient Evaluation of SRAM Timing Failure , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Mohab Anis,et al.  Adaptive sampling for efficient failure probability analysis of SRAM cells , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[3]  Lara Dolecek,et al.  Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  Ramon Canal,et al.  SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Lara Dolecek,et al.  Breaking the simulation barrier: SRAM evaluation through norm minimization , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  G. Groeseneken,et al.  Non-Monte-Carlo methodology for high-sigma simulations of circuits under workload-dependent BTI degradation—Application to 6T SRAM , 2014, 2014 IEEE International Reliability Physics Symposium.

[7]  Rob A. Rutenbar,et al.  Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[9]  Rob A. Rutenbar,et al.  Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Benton H. Calhoun,et al.  Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write VMIN , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Lara Dolecek,et al.  A fast estimation of SRAM failure rate using probability collectives , 2012, ISPD '12.

[12]  李幼升,et al.  Ph , 1989 .