High Level Power and Energy Exploration Using ArchC

With the increase in the design complexity of MPSoC architectures, estimating power consumption is very complex and time consuming at lower level of abstraction. We propose a methodology using ArchC named Power-ArchC for a fast high-level estimation of processor power consumption. Power values are obtained by an instruction level power characterization at gate level. The requirements for power evaluation infrastructure are compatible processor models written in ArchC and RTL, and the Technology library. We show power results for a 32-bit MIPS processor with different benchmarks, based on 45nm technology.

[1]  Rodolfo Azevedo,et al.  Platform designer: An approach for modeling multiprocessor platforms based on SystemC , 2005, Des. Autom. Embed. Syst..

[2]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[3]  Thomas H. Krodel.  Power play-fast dynamic power estimation based on logic simulation , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Luca Fossati,et al.  ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  M.R. de Schultz,et al.  Automatically-retargetable model-driven tools for embedded code inspection in SoCs , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[6]  Heinrich Meyr,et al.  LISA—machine description language for cycle-accurate models of programmable DSP architectures , 1999, DAC '99.

[7]  Luca Fossati,et al.  ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.

[8]  Rodolfo Azevedo,et al.  Teaching computer architecture using an architecture description language , 2004, WCAE '04.

[9]  Lai-Man Po,et al.  A novel four-step search algorithm for fast block motion estimation , 1996, IEEE Trans. Circuits Syst. Video Technol..

[10]  Rodolfo Azevedo,et al.  A multi-model power estimation engine for accuracy optimization , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[11]  Eric Senn,et al.  SoftExplorer: Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications , 2005, EURASIP J. Adv. Signal Process..

[12]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[13]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[14]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[15]  Sharad Malik,et al.  A formal concurrency model based architecture description language for synthesis of software development tools , 2004, LCTES '04.

[16]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[17]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[18]  Sandro Rigo,et al.  ArchC: a systemC-based architecture description language , 2004 .

[19]  Srivaths Ravi,et al.  Power emulation: a new paradigm for power estimation , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[20]  Nan Jiang,et al.  A MIPS R2000 implementation , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[21]  Anantha Chandrakasan,et al.  JouleTrack: a web based tool for software energy profiling , 2001, DAC '01.

[22]  Massoud Pedram,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[23]  Sharad Malik,et al.  Instruction level power analysis and optimization of software , 1996, Proceedings of 9th International Conference on VLSI Design.

[24]  Rodolfo Azevedo,et al.  ArchC: a systemC-based architecture description language , 2004, 16th Symposium on Computer Architecture and High Performance Computing.

[25]  Chandra Krintz,et al.  Application-level prediction of battery dissipation , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[26]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[27]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[28]  Rodolfo Azevedo,et al.  The ArchC Architecture Description Language and Tools , 2005, International Journal of Parallel Programming.

[29]  Mahmut T. Kandemir,et al.  The design and use of simplePower: a cycle-accurate energy estimation tool , 2000, Proceedings 37th Design Automation Conference.

[30]  R. Tjarnstrom.  Power dissipation estimate by switch level simulation (CMOS circuits) , 1989, IEEE International Symposium on Circuits and Systems,.

[31]  Abhijit Chatterjee,et al.  Activity Measures for Fast Relative Power Estimation in Numerical Transformation for Low Power DSP Synthesis , 1998, J. VLSI Signal Process..

[32]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[33]  Spiridon Nikolaidis,et al.  Elimination of Overhead Operations in Complex Loop Structures for Embedded Microprocessors , 2008, IEEE Transactions on Computers.

[34]  Michael Slater.  MIPS R3000 system design , 1992 .

[35]  Mary Jane Irwin,et al.  Instruction level power profiling , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.