Optimized hardware implementation of the advanced encryption standard algorithm

Data encryption has become a vital need for protecting the user data in most of communication areas. Advanced Encryption Standard (AES) algorithm has become the optimum choice for various security services in numerous applications due to its reliability and flexibility. The AES algorithm faces two main challenges which included in both encryption/decryption speed, and the consumed implementation area. This paper presents an optimized implementation of the AES algorithm with respect to the consumed implementation area by combining both data and key expansion approaches. The optimized implementation of AES increases its applicability in the small sized devices such as mobile phones and smart cards. The experimental outcomes prove the superiority of the proposed optimization approach compared to the available approaches in the literature with acceptable frequency and throughput for low throughput applications.

[1]  Kris Gaj,et al.  Hardware performance of the AES finalists-survey and analysis of results , 2000 .

[2]  M. Rehan,et al.  Effective Coding and Performance Evaluation of the Rijndael Algorithm (AES) , 2005, 2005 Student Conference on Engineering Sciences and Technology.

[3]  Panu Hämäläinen,et al.  Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[4]  Christof Paar,et al.  Understanding Cryptography: A Textbook for Students and Practitioners , 2009 .

[5]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[6]  Saudi Arabia,et al.  Efficient FPGA Realization of S-Box using Reduced Residue of Prime Numbers , 2010 .

[7]  P. V. Ananda Mohan,et al.  Efficient Implementations for AES Encryption and Decryption , 2012, Circuits Syst. Signal Process..

[8]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[9]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[10]  Jennifer Seberry,et al.  A Five-Round Algebraic Property of the Advanced Encryption Standard , 2008, ISC.

[11]  A. Rady,et al.  Design and implementation of area optimized AES algorithm on reconfigurable FPGA , 2007, 2007 Internatonal Conference on Microelectronics.

[12]  Johann Großschädl,et al.  Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box , 2006, SAMOS.

[13]  Al Mijalli,et al.  Efficient Realization of S-Box based reduced Residue of Prime Numbers using Virtex-5 and Virtex-6 FPGAs , 2011 .

[14]  Shuenn-Shyang Wang,et al.  An efficient FPGA implementation of advanced encryption standard algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[16]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[17]  Stelvio Cimato,et al.  Encyclopedia of Cryptography and Security , 2005 .

[18]  Vinayaka,et al.  Improving Diffusion Power of AES Rijndael with 8x8 MDS Matrix , 2011 .

[19]  Robson L. Moreno,et al.  A fast cryptography pipelined hardware developed in FPGA with VHDL , 2011, 2011 3rd International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT).