Design and optimization of low voltage high performance dual threshold CMOS circuits