Crosstalk and Congestion Driven Layer Assignment Algorithm

In VDSM era, crosstalk is becoming a more and more vital factor in high performance VLSI designs, making noise mitigation in early design stages necessary. In this paper, we propose an effective algorithm optimizing crosstalk under congestion constraint in the layer assignment stage. A new model for noise severity measurement is developed where wire length is used as a scale for the noise immunity, and both capacitive and inductive coupling between sensitive nets are considered. We also take shield insertion into account for further crosstalk mitigation. Experimental results show that our approach could efficiently reduce crosstalk noise without compromising congestion compared to the algorithm proposed in [1].

[1]  Michael Orshansky,et al.  Fast statistical timing analysis handling arbitrary delay correlations , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Jun Chen,et al.  Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization , 2004, ACM Trans. Design Autom. Electr. Syst..

[3]  James D. Z. Ma,et al.  Towards global routing with RLC crosstalk constraints , 2002, DAC '02.

[4]  Rajendran Panda,et al.  Early probabilistic noise estimation for capacitively coupled interconnects , 2002, SLIP '02.

[5]  C. L. Liu,et al.  Minimum crosstalk channel routing , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yu Hen Hu,et al.  Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Masahiro Fukui,et al.  An Algorithm for Statistical Static Timing Analysis Considering Correlations between Delays , 2001 .

[8]  Martin D. F. Wong,et al.  Minimum Crosstalk Vertical Layer Assignment for Three-Layer VHV Channel Routing , 1998, VLSI Design.

[9]  Qiang Zhou,et al.  Congestion based layer assignment of global routing , 2003, ASICON 2003.

[10]  Yu Cao,et al.  RLC signal integrity analysis of high-speed global interconnects [CMOS] , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[11]  Dongsheng Wang,et al.  Post global routing crosstalk synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Xin Zhao,et al.  Shielding Area Optimization Under the Solution of Interconnect Crosstalk , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Charles J. Alpert,et al.  The ISPD98 circuit benchmark suite , 1998, ISPD '98.

[14]  Jinjun Xiong,et al.  Full-chip routing optimization with RLC crosstalk budgeting , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Yici Cai,et al.  A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design , 2003, ASP-DAC '03.