High-bit-rate low-power decision circuit using InP-InGaAs HBT technology

We have successfully designed and fabricated a high-bit-rate low-power decision circuit using InP-InGaAs heterojunction bipolar transistors (HBTs). Its main design feature is the use of a novel master-slave D-type flip-flop (MS-DFF) as the decision circuit core to boost the operating speed. We achieved error-free operation at a data rate of up to 60 Gb/s using an undoped-emitter InP-InGaAs HBT with a cutoff frequency f/sub T/ of approximately 150 GHz and a maximum oscillation frequency f/sub max/ of approximately 200 GHz. Our decision circuit operates approximately 15% faster than one with a conventional MS-DFF core. We also achieved 90-Gb/s operation with low power consumption of 0.5 W using an InP-InGaAs DHBT exhibiting f/sub T/ and f/sub max/ of 232 and 360 GHz, respectively. These results demonstrate that InP-based HBTs and our novel MS-DFF are attractive for making ultrahigh-performance ICs for future optical communications systems operating at bit rates of 100 Gb/s or more.

[1]  Shoji Yamahata,et al.  Undoped-emitter InP/InGaAs HBTs for high-speed and low-power applications , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[2]  A. Rylyakov,et al.  96-GHz static frequency divider in SiGe bipolar technology , 2004, IEEE Journal of Solid-State Circuits.

[3]  Haruhiko Ichino,et al.  Very-high-speed Si bipolar static frequency dividers with new T-type flip-flops , 1995, IEEE J. Solid State Circuits.

[4]  T. Suzuki,et al.  A 80-gbit/s D-type flip-flop circuit using InP HEMT technology , 2003, IEEE Journal of Solid-State Circuits.

[5]  B. Peetz,et al.  An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold , 1986 .

[6]  Z. Yamazaki,et al.  110Gb/s multiplexing and demultiplexing ICs , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  M. Ida,et al.  Over 300 GHz f/sub T/ and f/sub max/ InP/InGaAs double heterojunction bipolar transistors with a thin pseudomorphic base , 2002, IEEE Electron Device Letters.

[8]  M. Ida,et al.  3.48 ps ECL ring oscillator using over-300 GHz f/sub T//f/sub max/ InP DHBTs , 2003 .

[9]  Hideyuki Nosaka,et al.  4-bit multiplexer/demultiplexer chip set for 40-Gbit/s optical communication systems , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[11]  H. Nosaka,et al.  High-input-sensitivity, low-power 43 Gbit/s decision circuit using InP/InGaAs DHBTs , 2002 .

[12]  K. Murata,et al.  InP-based IC technologies for 100-Gbit/s and beyond , 2004, 16th IPRM. 2004 International Conference on Indium Phosphide and Related Materials, 2004..