SystemVerilog and Vera in a verification flow