Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications

In this brief, we proposed, based on the polarity upset mechanism of single-event transient voltage of n-channel metal–oxide–semiconductor (nMOS) transistors, a novel radiation hardened by polar design (RHPD) 12T SRAM cell to enhance the reliability and operation speed for space applications. Simulation results in Semiconductor Manufacturing International Corporation (SMIC) 65-nm CMOS commercial standard process show that the proposed RHPD-12T cell can tolerate all single-node upsets. Meanwhile, compared with We-QUATRO, QUATRO, and dual interlocked storage cell (DICE), the write speed of the proposed cell can be reduced by ~41.8 and ~35.3%, and the static power consumption is reduced by ~41.6 and ~46.3%, respectively. Monte Carlo (MC) simulation has proved that under high frequency and low supply (0.6 V) voltage, RHPD-12T has the minimum write failure probability compared with five other SRAM cells.

[1]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[2]  B. Granbom,et al.  Soft error rate increase for new generations of SRAMs , 2003 .

[3]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[4]  Shuming Chen,et al.  nMOS Transistor Location Adjustment for N-Hit Single-Event Transient Mitigation in 65-nm CMOS Bulk Technology , 2018, IEEE Transactions on Nuclear Science.

[5]  Qiang Zhao,et al.  Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[7]  Huaguo Liang,et al.  Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Jun Xiao,et al.  Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Qi Guo,et al.  The Increased Single-Event Upset Sensitivity of 65-nm DICE SRAM Induced by Total Ionizing Dose , 2018, IEEE Transactions on Nuclear Science.

[10]  Myounggon Kang,et al.  Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell , 2016, IEEE Transactions on Nuclear Science.

[11]  Lloyd W. Massengill,et al.  Effects of Threshold Voltage Variations on Single-Event Upset Response of Sequential Circuits at Advanced Technology Nodes , 2017, IEEE Transactions on Nuclear Science.

[12]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[13]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[14]  Hai Huang,et al.  Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Hai Huang,et al.  Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Lijun Guan,et al.  A Pipeline Replica Bitline Technique for Suppressing Timing Variation of SRAM Sense Amplifiers in a 28-nm CMOS Process , 2017, IEEE Journal of Solid-State Circuits.

[17]  H.-B Wang,et al.  An Area Efficient SEU-Tolerant Latch Design , 2014, IEEE Transactions on Nuclear Science.

[18]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[19]  Le Dinh Trang Dang,et al.  We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance , 2017, IEEE Transactions on Nuclear Science.