Development Trend of Three-Dimensional (3D) Integration Technology

Over the past decades, the downscaling of transistor dimensions has improved circuit performance, power, and integration density. However, conventional device scaling is approaching the physical limits and it is increasingly difficult to sustain the same miniaturization scaling rate. Three-dimensional (3D) integrated circuits that stack multiple functional chips using through-silicon-vias (TSVs) and low-volume lead-free solder interconnects may overcome these problems, because this approach makes it possible to reduce global interconnect length and to increase device density without shrinking device dimensions. Different levels of 3D integration investigation were previously reported and updated. The current paper reviews the 3D integration technologies, including process technology and reliability characterization.

[1]  Mitsumasa Koyanagi,et al.  Future system-on-silicon LSI chips , 1998, IEEE Micro.

[2]  Anna W. Topol,et al.  Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication , 2002, Digest. International Electron Devices Meeting,.

[3]  誉史 福島,et al.  三次元積層型チップのためのSi貫通ビア(TSV)形成技術 , 2009 .

[4]  Katsuyuki Sakuma,et al.  Simplified 20‐µm pitch vertical interconnection process for 3D chip stacking , 2009 .

[6]  Tze-Chiang Chen Where CMOS is going: trendy hype vs. real technology , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  E. Beyne,et al.  Thermo-mechanics of 3D-wafer level and 3D stacked IC packaging technologies , 2008, EuroSimE 2008 - International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Micro-Systems.

[8]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[9]  S.C. Sun,et al.  Process technologies for advanced metallization and interconnect systems , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[11]  Wilfried Haensch Why should we do 3D integration? , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[12]  Katsuyuki Sakuma,et al.  3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..

[13]  Katsuyuki Sakuma,et al.  Development of Three-Dimensional Integration Technology for Highly Parallel Image-Processing Chip. , 2000 .

[14]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[15]  Mitsumasa Koyanagi,et al.  A New Wafer-Scale Chip-on-Chip (W-COC) Packaging Technology Using Adhesive Injection Method , 1998 .

[16]  B. Dang,et al.  Characterization of stacked die using die-to-wafer integration for high yield and throughput , 2008, 2008 58th Electronic Components and Technology Conference.

[17]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.