Fractional hold circuits for the design of positive realness discrete transfer functions