A 1/2/4MHz multi-mode reconfigurable lowpass/complex bandpass CT ΣΔ modulator for short range wireless receiver

A multi-mode reconfigurable lowpass/complex bandpass continuous-time sigma-delta (LP/CBP CT ΣΔ) modulator for short range wireless receiver is presented. The proposed modulator could be configured as either 3rd-order lowpass or 2nd-order complex bandpass mode. The flexible amplifiers in the integrators and the comparator preamplifiers are implemented with power optimizing technique to acquire scalable power consumption among different modes. And an automatic tuning circuit is utilized to guarantee the accuracy of intermediate frequency and bandwidth. The modulator has been implemented in 65nm CMOS and achieves 82.7dB peak SNR at 4MHz LP mode, and 80.7/82.2dB peak SNR at 1MHz/2MHz complex bandpass mode. Powered by a 1.2-V supply, the modulator consumes 2.96 to 3.48mW, resulting in FOMs of 0.038-0.167pJ/conversion.

[1]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Zhihua Wang,et al.  Dual-mode 10MHz BW 4.8/6.3mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2dB DR for a zero/low-IF SDR receiver , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  Yung-Yu Lin,et al.  A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver , 2011, IEEE Journal of Solid-State Circuits.

[4]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Yoshihisa Fujimoto,et al.  A 100 MS/s 4 MHz Bandwidth 70 dB SNR $\Delta \Sigma$ ADC in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[6]  Baoyong Chi,et al.  A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Amr Elshazly,et al.  A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC using residue-cancelling VCO-based quantizer , 2012, 2012 IEEE International Solid-State Circuits Conference.