论文信息 - Technology impact analysis for 3D TCAM

Technology impact analysis for 3D TCAM

In our previous work, 3D TCAMs were designed and evaluated with different 3D partitioning schemes showing that a 40% reduction in matchline interconnect capacitance, 21% power reduction, and 25% reduction in precharge time is achieved in TCAM memory array in 3-tier design based on MIT Lincoln Labs 3D IC process compared to a single-tier design [3]. In this paper, we expand the exploration of the 3D TCAM design in various 3D IC technologies to show how the variations of technology parameters impact the benefits of 3D IC on TCAM. The impact of technology parameters including the number of wafer stacks, 3D via size, metal extension for 3D via alignment, and 3D via deposition order is evaluated in terms of interconnect capacitance and resistance in 3D TCAM designs.

Paul D. Franzon | Eun Chu Oh

[1] Hisatada Miyatake,et al. A design for high-speed low-power CMOS fully parallel content-addressable memory macros , 2001 .

[2] K. J. Schultz,et al. Fully Parallel 30-MHz , 2 . 5-Mb CAM , 1998 .

[3] C.K. Chen,et al. A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.

[4] Paul D. Franzon,et al. Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5] Paul D. Franzon,et al. Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory , 2007, 2007 IEEE Custom Integrated Circuits Conference.