A global interconnect design window for a three-dimensional system-on-a-chip
暂无分享,去创建一个
[1] K. W. Lee,et al. Three-dimensional shared memory fabricated using wafer stacking technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[2] J.A. Davis,et al. A three-dimensional stochastic wire-length distribution for variable separation of strata , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).
[3] James D. Meindl,et al. Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .
[4] J.W. Joyner,et al. A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3D-SoC) , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).
[5] Payman Zarkesh-Ha,et al. Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.
[6] A. Lochtefeld,et al. SOI Devices and Technology , 1999, 29th European Solid-State Device Research Conference.
[7] P. Zarkesh-Ha,et al. An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC) , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[8] Kurt Keutzer,et al. A global wiring paradigm for deep submicron design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Payman Zarkesh-Ha,et al. Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip , 2000, IEEE Trans. Very Large Scale Integr. Syst..