A Cu-Plate-Bonded System-in-Package (SiP) With Low Spreading Resistance of Topside Electrodes for Voltage Regulators

This paper presents a system-in-package (SiP) with Cu-plate bonding for voltage regulators. The SiP reduces the power loss by 23% and the thermal resistance by 44% compared to those of a SiP with wire bonding. Copper plates reduce the spreading resistance of the topside electrodes in the MOSFETs, leading to lower power loss. They also act as heat spreaders, leading to lower thermal resistance. The lower power loss and lower thermal resistance contribute toward decreasing a topside temperature that is 18.5°C less than that of a wire-bonded SiP. The Cu plate in the low-side MOSFET has a slit at the center that reduces solder strain between the die and lead frame by 12%. The Cu plates in the high-side and low-side MOSFETs have bumps projecting into the solder layer, resulting in a solder layer that is uniform and thick enough to relax the solder strain.

[1]  M. Shiraishi,et al.  System in Package (SiP) With Reduced Parasitic Inductance for Future Voltage Regulator , 2009, IEEE Transactions on Power Electronics.

[2]  T. Kawashima,et al.  System in Package with Mounted Capacitor for Reduced Parasitic Inductance in Voltage Regulators , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[3]  T. Kawashima,et al.  Application of Magnetic Field-Circuit Coupling Efficiency Analysis for SiP Power Module , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[4]  M. Shiraishi,et al.  Advanced Power SiP with Wireless Bonding for Voltage Regulators , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[5]  R. van Dalen,et al.  Split-gate Resurf Stepped Oxide (RSO) MOSFETs for 25V applications with record low gate-to-drain charge , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[6]  F.C. Lee,et al.  Small Signal Modeling of a High Bandwidth Voltage Regulator Using Coupled Inductors , 2007, IEEE Transactions on Power Electronics.

[7]  J.D. van Wyk,et al.  Embedded power: a 3-D MCM integration technology for IPEM packaging application , 2006, IEEE Transactions on Advanced Packaging.

[8]  S. Ono,et al.  High density MOSBD (UMOS with built-in Trench Schottky Barrier Diode) for Synchronous Buck Converters , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[9]  F.C. Lee,et al.  Small Signal Modeling of A High Bandwidth Voltage Regulator Using Coupled Inductors , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[10]  H. Takahashi,et al.  Direct beam lead bonding for trench MOSFET & CSTBT , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[11]  S. Ono,et al.  Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[12]  F.C. Lee,et al.  Two-stage approach for 12-V VR , 2004, IEEE Transactions on Power Electronics.

[13]  F.C. Lee,et al.  Analysis of the power delivery path from the 12 V VR to the microprocessor , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[14]  F.C. Lee,et al.  Two-stage voltage regulator for laptop computer CPUs and the corresponding advanced control schemes to improve light-load performance , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[15]  D. Calafut,et al.  Trench power MOSFET lowside switch with optimized integrated Schottky diode , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[16]  Ben Chan,et al.  A new power W-gated trench MOSFET (WMOSFET) with high switching performance , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[17]  A. Sawle,et al.  Novel power MOSFET packaging technology doubles power density in synchronous buck converters for next generation microprocessors , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[18]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[19]  Milan M. Jovanovic,et al.  Design considerations for 12-V/1.5-V, 50-A voltage regulator modules , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[20]  Fred C. Lee,et al.  Investigation of candidate VRM topologies for future microprocessors [voltage regulator modules] , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[21]  C. Blake,et al.  Understanding the Effect of Power MOSFET Package Parasitics on VRM Circuit Efficiency at Frequencies above 1 MHz , 2003 .

[22]  Y. Ezawa,et al.  Structural analysis using iterative solver with parallel preconditioner , 2000 .