Design Techniques for a Mixed-Signal I/Q 32-Coefficient Rx-Feedforward Equalizer, 100-Coefficient Decision Feedback Equalizer in an 8 Gb/s 60 GHz 65 nm LP CMOS Receiver

This paper describes a mixed-signal I/Q 32-coefficient receive-side feedforward equalizer (RX-FFE) and 100-coefficient decision feedback equalizer (DFE) for a 60 GHz baseband. Integrated in 65 nm LP CMOS with variable gain amplifiers (VGA), analog phase rotator (PR), and clock generation and phase adjustment circuits, the I/Q equalizer supports 60 GHz WiGig non-line-of-sight (NLOS) channels with > 12 ns of delay spread while consuming 66 mW from a 1.2 V supply at 8 Gb/s. Energy-efficient equalization is achieved by the RX-FFE using a proposed switching matrix architecture, and by implementing the multi-coefficient FFE-DFE summing with cascoded current integration.

[1]  Kenichi Okada,et al.  Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry , 2013, IEEE Journal of Solid-State Circuits.

[2]  John Bulzacchelli,et al.  A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Christian Menolfi,et al.  A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[4]  B. Widrow,et al.  Stationary and nonstationary learning characteristics of the LMS adaptive filter , 1976, Proceedings of the IEEE.

[5]  S. Gambini,et al.  A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.

[6]  Adrian Tang,et al.  A 7Gb/s SC-FDE/OFDM MMSE equalizer for 60GHz wireless communications , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[7]  Jin Liu,et al.  A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$muhbox m$CMOS , 2006, IEEE Journal of Solid-State Circuits.

[8]  Rahul Sarpeshkar,et al.  Analog Versus Digital: Extrapolating from Electronics to Neurobiology , 1998, Neural Computation.

[9]  Borivoje Nikolic,et al.  Power-efficient Design of Multi-Gbps Wireless Baseband , 2011 .

[10]  Yong Liu,et al.  A 19-Gb/s Serial Link Receiver With Both 4-Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS , 2012, IEEE Journal of Solid-State Circuits.

[11]  Vladimir Stojanovic,et al.  A 6.25 Gb/s Voltage-Time Conversion Based Fractionally Spaced Linear Receive Equalizer for Mesochronous High-Speed Links , 2011, IEEE Journal of Solid-State Circuits.

[12]  Behzad Razavi,et al.  A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[13]  Michael M. Green,et al.  An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[14]  R. Mooney,et al.  8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew , 2005, IEEE Journal of Solid-State Circuits.

[15]  A.A. Abidi,et al.  A discrete-time analog signal processor for disk read channels , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[16]  Koichiro Tanaka,et al.  A fully integrated 60GHz CMOS transceiver chipset based on WiGig/IEEE802.11ad with built-in self calibration for mobile applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Elad Alon,et al.  A 12.8 GS/s Time-Interleaved ADC With 25 GHz Effective Resolution Bandwidth and 4.6 ENOB , 2014, IEEE Journal of Solid-State Circuits.

[18]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[19]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[20]  P. Pepeljugoski,et al.  A 7-tap transverse analog-FIR filter in 0.12 /spl mu/m CMOS for equalization of 10Gb/s fiber-optic data systems , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[21]  Keshab K. Parhi.  High-speed architectures for algorithms with quantizer loops , 1990, IEEE International Symposium on Circuits and Systems.

[22]  R.W. Brodersen,et al.  A 1 Gb/s Mixed-Signal Baseband Analog Front-End for a 60 GHz Wireless Receiver , 2009, IEEE Journal of Solid-State Circuits.

[23]  Chih-Kong Ken Yang,et al.  A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE , 2007, IEEE Journal of Solid-State Circuits.

[24]  Jin Liu,et al.  A 2.5- to 3.5-Gb/s adaptive FIR equalizer with continuous-time wide-bandwidth delay line in 0.25-μm CMOS , 2006 .

[25]  Elad Alon,et al.  A 10 Gb/s 45 mW Adaptive 60 GHz Baseband in 65 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.