A 8 Gb/s Si bipolar phase and frequency detector IC for clock extraction

A clock recovery (CR) approach based on a phase and frequency detector (PFD) has been implemented in a phase-and frequency-locked loop (PFLL). CR controlled by a PFD has been demonstrated up to 4 Gb/s. The Si bipolar PFD presented here operates up to 8 Gb/s, demonstrating its application in a PFLL. A block diagram is presented which shows that the input data stream samples the VCO signal and the delayed VCO signal (delay about 90 degrees ) in two sample-and-hold cells (S/H) that serve as phase detector (PD) and quadrature phase detector (QPD), respectively.<<ETX>>

[1]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  H.-U. Schreiber.  A simple self-aligned Si bipolar transistor for high-speed integrated circuits , 1989 .

[3]  P. O'Connor,et al.  A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .