A NoC performance evaluation platform supporting designs at multiple levels of abstraction

Network-on-Chip (NoC) has been proposed as a new solution to deal with the global communication problem of complex System-on-Chip (SoC), which faces huge design challenges. A performance evaluation tool is essential for designers to explore the design space, verify functionality and estimate performance of designs. This paper presents a performance evaluation platform of NoC, which can measure and present performance of NoC designs at transaction-level, register-transfer-level and application-level of abstraction. Based on the hierarchical progressive abstraction approach, the platform has been built using SystemVerilog-based Transaction Level Modeling. This platform enables to generate various traffic patterns and support evaluation of multiple levels of service in NoC. Additionally, it is applicable to networks with arbitrary size, topology and multiple interface protocols. The effectiveness and correctness of this platform are verified by evaluating and analyzing specific NoC instances at the end of the paper.

[1]  Jari Nurmi,et al.  VHDL-based simulation environment for Proteo NoC , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[2]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[3]  Axel Jantsch,et al.  Traffic configuration for evaluating networks on chips , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[4]  Jinwen Xi,et al.  A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models , 2006, 2006 International Conference on Computer Design.

[5]  Karam S. Chatha,et al.  A power and performance model for network-on-chip architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Yang Qu,et al.  Application - platform performance modeling and evaluation , 2008, 2008 Forum on Specification, Verification and Design Languages.

[7]  Xu Yang,et al.  NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing , 2007, 2007 7th International Conference on ASIC.

[8]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[9]  Giovanni De Micheli,et al.  A complete network-on-chip emulation framework , 2005, Design, Automation and Test in Europe.

[10]  Karam S. Chatha,et al.  Quality-of-service and error control techniques for mesh-based network-on-chip architectures , 2005, Integr..

[11]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[12]  Axel Jantsch,et al.  NNSE: Nostrum Network-on-Chip Simulation Environment , 2005 .

[13]  Chita R. Das,et al.  Investigating QoS support for traffic mixes with the MediaWorm router , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[14]  Peixin Zhong,et al.  A System-level Network-on-Chip Simulation Framework with Analytical Interconnecting Wire Models , 2006, 2006 IEEE International Conference on Electro/Information Technology.

[15]  M. Anwar Hasan,et al.  Low-power system-level design of VLSI packet switching fabrics , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Eduard Cerny,et al.  Verification Methodology Manual for SystemVerilog , 2005 .

[17]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .