Accurate device simulations through CD-SEM-based edge-contour extraction
暂无分享,去创建一个
Ovadya Menadeva | Amit Siany | Ram Peltinov | Israel Rotstein | Eitan Shauly | Sergei Latinski | Moran Cohen-Yasour | Avishai Bartov | Rami Drori | Mark Geshesl
[1] Thomas Marschner,et al. Impact of averaging of CD-SEM measurements on process stability in a full volume DRAM production environment , 2005, SPIE Advanced Lithography.
[2] John L. Sturtevant,et al. SEM-contour-based OPC model calibration through the process window , 2007, SPIE Advanced Lithography.
[3] J.J. Liaw,et al. The design, analysis, and development of highly manufacturable 6-T SRAM bitcells for SoC applications , 2005, IEEE Transactions on Electron Devices.
[4] Pei-Hua Wang,et al. Addressing Parametric Impact of Systematic Pattern Variations in Digital IC Design , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[5] Andrew R. Neureuther,et al. From poly line to transistor: building BSIM models for non-rectangular transistors , 2006, SPIE Advanced Lithography.
[6] Charles N. Archie,et al. Reducing measurement uncertainty drives the use of multiple technologies for supporting metrology , 2004, SPIE Advanced Lithography.
[7] Yu Cao,et al. Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[8] Ovadya Menadeva,et al. Automatic CD-SEM offline recipe creation for OPC qualification and process monitoring in a DRAM pilot-fab environment , 2006, SPIE Advanced Lithography.