Design of an ultra low leakage buffer chain
暂无分享,去创建一个
[1] Pradip Bose,et al. Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[2] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[3] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.
[4] David Scott,et al. Device physics impact on low leakage, high speed DSP design techniques , 2002, Proceedings International Symposium on Quality Electronic Design.
[5] Bin-Da Liu,et al. Leakage current reduction in CMOS logic circuits , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..