A Coverage-Driven Constraint Random-Based Functional Verification Method of Memory Controller

This paper presents a coverage-driven Constraint random-based functional verification method of memory controller in a microprocessor. Many special functions are integrated into this memory controller for anti-radiating, so it is more difficult to verify . This system of verification, which is creating by means of verification methodology manual (VMM) for systemverilog and classification trees, is reusable, scalable, configurable and can reduce time of verification.

[1]  Todd M. Austin,et al.  Microprocessor Verification via Feedback-Adjusted Markov Models , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Andrew Piziali,et al.  Functional verification coverage measurement and analysis , 2004 .

[3]  Chong-Min Kyung,et al.  Design verification of complex microprocessors , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[4]  Hector Chavez,et al.  Challenges in System on Chip Verification , 2006, Seventh International Workshop on Microprocessor Test and Verification (MTV'06).

[5]  Yang Guo,et al.  MA/sup 2/TG: a functional test program generator for microprocessor verification , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[6]  Christian B. Spear,et al.  SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[7]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models , 2000 .

[8]  B. Bentley.  Validating The Intel Pentium 4 Processor 1 Validating The Intel ® Pentium ® 4 Processor , 2022 .

[9]  Wolfgang Müller,et al.  Classification Trees for Random Tests and Functional Coverage , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Chong-Min Kyung,et al.  Verification methodology of compatible microprocessors , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[11]  Wenfa Zhan,et al.  Reuse issues in SoC verification platform , 2004, 8th International Conference on Computer Supported Cooperative Work in Design.

[12]  Avi Ziv,et al.  Scheduling-based test-case generation for verification of multimedia SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[13]  Aharon Aharon,et al.  Test Program Generation for Functional Verification of PowePC Processors in IBM , 1995, 32nd Design Automation Conference.