New compact CMOS continuous-time low-Voltage analog rank-order filter architecture

A new compact CMOS continuous-time analog rank-order filter topology is presented. The hardware complexity grows linearly with the number of inputs at the rate of only two transistors per input. The implementation is based on a multiple input differential structure. The rank is programmable with the tail current source for all rank-order values from the Min to the Max case. The circuit has low voltage and low power consumption requirements. Experimental results are presented that verify the functionality and accuracy of the circuit. Simulation results show satisfactory operation in the 100-MHz frequency range for 0.5-/spl mu/m CMOS technology and using a single 1.8-V supply. Two buffered versions of the circuit and efficient techniques for reduction of corner errors are also discussed.

[1]  Stephen P. DeWeerth,et al.  Rank-order filtering in analog VLSI , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[2]  Yusuf Leblebici,et al.  Realization of a programmable rank-order filter architecture using capacitive threshold logic gates , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  U. Cilingiroglu,et al.  Rank-order filter using multiple-winners-take-all , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[4]  K. Urahama,et al.  Direct analog rank filtering , 1995 .

[5]  Boon Poh Tan,et al.  Semiparallel rank order filtering in analog VLSI , 2001 .

[6]  Alejandro Díaz-Sánchez,et al.  Compact continuous-time analog rank-order filter implementation in CMOS technology , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Spyridon Vlassis,et al.  High-speed, accurate analogue CMOS rank filter , 2000 .

[8]  I. E. Opris,et al.  Analog rank extractors , 1997 .